English
Language : 

THC7984_15 Datasheet, PDF (24/46 Pages) THine Electronics, Inc. – 10-bit 3-channel Video Signal Digitizer
THC7984_Rev.2.0_E
R14[7:0] HSYNC Output (HO) Start Position
Set the start position of HO available from HSOUT-pin in steps of 1 pixel with reference to the leading edge of the
HSYNC (It is the leading edge of the positive pulse when it is 3-level sync) . The register value is configured by two's
complement from -128 to +127.
* When the external clock input is used (R04[1:0]=10b or 11b) , minus number is prohibited.
R15[7:0] HSYNC Output (HO) Pulse Width
Set the pulse width of HO available from HSOUT-pin in steps of 1 pixel.
< HO Start Position / Pulse Width >
HSYNC / CSYNC / Sync on Video (2-level)
Input HSYNC
Start Position
HO (Start Position < 0)
HO (Start Position > 0)
Sync on Video (3-level)
Start Position
Pulse Width
Input HSYNC
HO (Start Position < 0)
HO (Start Position > 0)
Start Position
Start Position
Pulse Width
R16[4] PLL COAST Source
PLL should stop synchronization with the HSYNC input during the vertical blank time including the pulses disturbing
PLL lock and the sampling clock generation such as equalization pulses and copy protection signal. PLL COAST signal
causes PLL to stop synchronization with the HSYNC input and free-run.
0: PLL COAST signal is internally generated in the device.
1: PLL COAST signal can be externally input from COAST-pin.
* When PLL COAST signal is internally generated, automatic setting mode (R22[7]) is available.
R16[3] PLL COAST Input Polarity
Select the input polarity of PLL COAST signal when externally input (R16[4]=1) .
Set to 0 when the input polarity is Active-Low (PLL free-runs at COAST-pin=Low) .
Set to 1 when the input polarity is Active-High (PLL free-runs at COAST-pin=High) .
R16[2] Clamp Pulse Source
Select the generation source of clamp pulse which is a timing signal of a clamp
0: The clamp pulse is generated internally.
1: Clamp pulse must be inputted through Clamp-pin.
R16[1] Clamp Pulse Input Polarity
Select input polarity when the external clamp pulse is used (R16[2]=1).
0: Input polarity becomes Active-Low.
1: Input polarity becomes Active-High.
Copyright©2013 THine Electronics, Inc.
23 / 45
THine Electronics, Inc.