THC7984_15 Datasheet, PDF (13/46 Pages) THine Electronics, Inc. – 10-bit 3-channel Video Signal Digitizer

THC7984_Rev.2.0_E
R 18
R 19
R 1A
R 1B
R 1C
R 1D
R 1E
R 1F
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7 R/W
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
7
6 R/W
5 R/W
4 R/W
3 R/W
2 R/W
1 R/W
0 R/W
0 Clamp Pulse Start Position
0
0
0
1
0
0
0
0 Clamp Pulse Width
0
0
1
0
0
0
0
1 SOG Slicer Hysterisis Enable
1 SOG Input Filter
0
0 SOG Slicer threshold
1
0
0
0 SOGOUT Output Polarity
0 SOGOUT Output Signal
0
1 Preamp Bandwidth (Low Pass Filter)
1
0
1
0
0 Output Format
0
1 4:2:2 Decimation Filter Enable
0 Output Clock (DATACK)
0
1 Output Clock Phase
0
0
1 Reserved
0 Reserved
0 RGB DATA Output Drive Strength
1
0 Sync (SOGOUT/HSOUT/VSOUT/OEFIELD) Output Drive Strength
1
0 Clock Output Drive Strength
1
0 HSOUT Output Signal
0
0 VSOUT Output Signal
1
0 O/E FIELD Output Signal
0
1
0 O/E FIELD Output Polarity
0 Reserved
0 Reserved
1 PLL HSYNC Filter Enable
0 HSYNC Filter Window Width
0
1
1
Set in 1 pixel steps with the reference edge of HSYNC Input (R17[6]).
0 to 255
Set in 1 pixel steps
1 to 255
0: Disable 1: Enable
00b: Disable 01b: Enable
10b, 11b: Reserved
Set in 15mV steps
15mV to 240mV above the Sync Tip
0: Active-Low 1: Active-High
00b: Raw HSYNC 01b: Regenerated HSYNC
10b: Filtered HSYNC 11b: Reserved
00b: 4: 4: 4 Output 01b: 4: 4: 4 DDR Output
10b: 4: 2: 2 Output 11b: 4: 2: 2 DDR Output
0: Disable 1: Enable
00b: Pixel Clock 01b: 1/2x Pixel Clock
10b: Internal Oscillator (40MHz) 11b: Reserved
Set in T/8 steps
0 to 7/8T
*Bigger values mean more delay.
Must be set to 0
Must be set to 1
00b: Weak 01b: Medium 10b: Strong 11b: Very Strong
00b: Weak 01b: Medium 10b: Strong 11b: Very Strong
00b: Weak 01b: Medium 10b: Strong 11b: Very Strong
00b: HO 01b: Regenerated HSYNC 10b: Raw HSYNC 11b: Filtered HSYNC
00b: VO 01b: Regenerated VSYNC 10b: Raw VSYNC 11b: Filtered VSYNC
000b: FO 001b: Regenerated FIELD 010b: DE 011b: IRQ
100b to 111b: Reserved
0: Odd Field＝Low/Even Field=High 1: Odd Field＝High/Even Field=Low
Must be set to 0
Must be set to 0
0: Disable (Raw HSYNC) 1: Enable (Filtered HSYNC)
Set in +/-100ns steps
+/-100ns to +/-1600ns
*Bigger values mean wider window.
Copyright©2013 THine Electronics, Inc.
12 / 45
THine Electronics, Inc.