STLC5466 Datasheet, PDF (4/130 Pages) STMicroelectronics – 64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED

STLC5466
VI.4
VI.5
VI.6
VI.7
VI.8
VI.9
VI.10
VI.11
VI.12
VI.13
VI.14
VI.15
VI.16
VI.17
VI.18
VI.19
VI.20
VI.21
VI.22
VI.23
VI.24
VI.25
VI.26
VI.27
VI.28
VI.29
VI.30
VI.31
VI.32
VI.33
VI.34
VI.35
VI.36
VI.37
INPUT MULTIPLEX CONFIGURATION REGISTER 1 ........... IMCR1 (06)H.......................34
OUTPUT MULTIPLEX CONFIGURATION REGISTER 0........ OMCR0 (08)H.....................34
OUTPUT MULTIPLEX CONFIGURATION REGISTER 1........ OMCR1 (0A)H ....................34
SWITCHING MATRIX CONFIGURATION REGISTER ........... SMCR (0C)H.......................35
CONNECTION MEMORY DATA REGISTER ......................... CMDR (0E)H.......................37
CONNECTION MEMORY ADDRESS REGISTER ................. CMAR (10)H .......................41
SEQUENCE FAULT COUNTER REGISTER ......................... SFCR (12)H ........................45
TIME SLOT ASSIGNER ADDRESS REGISTER 1.................. TAAR1 (14)H ......................45
TIME SLOT ASSIGNER DATA REGISTER 1 ......................... TADR1 (16)H ......................45
HDLC TRANSMIT COMMAND REGISTER 1 ......................... HTCR1 (18)H......................46
HDLC RECEIVE COMMAND REGISTER 1 ............................ HRCR1 (1A)H .....................48
ADDRESS FIELD RECOGNITION ADDRESS REGISTER 1 . AFRAR1 (1C)H ...................50
ADDRESS FIELD RECOGNITION DATA REGISTER 1 ......... AFRDR1 (1E)H ...................50
FILL CHARACTER REGISTER 1 ............................................ FCR1 (20)H ........................51
GCI CHANNELS DEFINITION REGISTER 0 ......................... GCIR0 (22)H.......................51
GCI CHANNELS DEFINITION REGISTER 1 .......................... GCIR1 (24)H.......................51
GCI CHANNELS DEFINITION REGISTER 2 .......................... GCIR2 (26)H.......................52
GCI CHANNELS DEFINITION REGISTER 3 .......................... GCIR3 (28)H.......................52
TRANSMIT COMMAND / INDICATE REGISTER .................. TCIR (2A)H .........................52
TRANSMIT MONITOR ADDRESS REGISTER....................... TMAR (2C)H .......................53
TRANSMIT MONITOR DATA REGISTER .............................. TMDR (2E)H .......................54
TRANSMIT MONITOR INTERRUPT REGISTER.................... TMIR (30)H .........................55
MEMORY INTERFACE CONFIGURATION REGISTER ......... MICR (32)H.........................55
INITIATE BLOCK ADDRESS REGISTER 1 ........................... IBAR1 (34)H .......................56
INTERRUPT QUEUE SIZE REGISTER ................................. IQSR (36)H .........................56
INTERRUPT REGISTER ........................................................ IR (38)H ..............................57
INTERRUPT MASK REGISTER.............................................. IMR (3A)H...........................58
TIMER REGISTER 1 ............................................................... TIMR1 (3C)H ......................59
TEST REGISTER .................................................................... TR (3E)H.............................59
GENERAL CONFIGURATION REGISTER 2 .......................... GCR2 (42)H........................60
SPLIT FETCH MEMORY REGISTER ..................................... SFMR (4E)H .......................61
TIME SLOT ASSIGNER ADDRESS REGISTER 2.................. TAAR2 (54)H ......................62
TIME SLOT ASSIGNER DATA REGISTER 2 ......................... TADR2 (56)H ......................62
HDLC TRANSMIT COMMAND REGISTER 2 ........................ HTCR2 (58)H......................63
4/130