English
Language : 

ST92F124 Datasheet, PDF (383/426 Pages) STMicroelectronics – 8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD
ST92F124/F150/F250 - ELECTRICAL CHARACTERISTICS
EXTERNAL INTERRUPT TIMING TABLE
(VDD = 5V ± 10%, TA = –40°C to +125°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified)
N° Symbol
1 TwINTLR
2 TwINTHR
Parameter
Low Level Minimum Pulse Width in Rising Edge Mode
High Level Minimum Pulse Width in Rising Edge Mode
Value
Unit
Formula
Min
≥Tck+10
50
ns
≥Tck+10
50
ns
3 TwINTHF
4 TwINTLF
High Level Minimum Pulse Width in Falling Edge Mode
Low Level Minimum Pulse Width in Falling Edge Mode
≥Tck+10
≥Tck+10
50
ns
50
ns
Note:
The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period.
The value in the right hand two columns shows the timing minimum and maximum for an internal clock at 24MHz (INTCLK).
Measurement points are VIH for positive pulses and VIL for negative pulses.
Legend:
Tck = INTCLK period = Crystal Oscillator Clock period when CLOCK1 is not divided by 2;
2 x Crystal Oscillator Clock period when CLOCK1 7is divided by 2;
Crystal Oscillator Clock period x PLL factor when the PLL is enabled.
EXTERNAL INTERRUPT TIMING
INTn
Rising Edge Detection
Falling Edge Detection
n = 0-7
WAKE-UP MANAGEMENT TIMING TABLE
(VDD = 5V ± 10%, TA = –40°C to +125°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified)
N° Symbol
Parameter
1 TwWKPLR Low Level Minimum Pulse Width in Rising Edge Mode
2 TwWKPHR High Level Minimum Pulse Width in Rising Edge Mode
Value
Unit
Formula
Min
≥Tck+10
50
ns
≥Tck+10
50
ns
3 TwWKPHF High Level Minimum Pulse Width in Falling Edge Mode
4 TwWKPLF Low Level Minimum Pulse Width in Falling Edge Mode
≥Tck+10
≥Tck+10
50
ns
50
ns
Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period.
The value in the right hand two columns show the timing minimum and maximum for an internal clock at 24MHz (INTCLK).
The given data are related to Wake-up Management Unit used in External Interrupt mode.
Measurement points are VIH for positive pulses and VIL for negative pulses.
Legend:
Tck = INTCLK period = Crystal Oscillator Clock period when CLOCK1 is not divided by 2;
2 x Crystal Oscillator Clock period when CLOCK1 is divided by 2;
Crystal Oscillator Clock period x PLL factor when the PLL is enabled.
WAKE-UP MANAGEMENT TIMING
Rising Edge Detection
Falling Edge Detection
WKUPn
n = 0-15
383/426
1