STLC60135 Datasheet, PDF (3/25 Pages) STMicroelectronics – TOSCA ADSL DMT TRANSCEIVER

STLC60135
PIN FUNCTIONS
Pin
Name
1
VSS
2
AD_0
3
AD_1
4
AD_2
5
VDD
6
AD_3
7
AD_4
8
VSS
9
AD_5
10
AD_6
11
VDD
12
AD_7
13
AD_8
14
AD_9
15
VSS
16
AD_10
17
AD_11
18
VDD
19
AD_12
20
VSS
21
PCLK
22
VDD
23
AD_13
24
AD_14
25
AD_15
26
VSS
27
BE1
28
ALE
29
VDD
30
CSB
31
WR_RDB
32
RDYB
33
OBC_TYPE
34
INTB
35
RESETB
36
VSS
37
VDD
38
U_RxData_0
39
U_RxData_1
40
VSS
41
U_RxData_2
42
U_RxData_3
43
VDD
Type Supply Driver
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
I VDD
IBUF
B VDD BD8SCR
B VDD BD8SCR
B VDD BD8SCR
I VDD
I VDD
IBUF
IBUF
I
I
OZ
I-PD
O
I
VDD
VDD
VDD
VDD
VDD
VDD
IBUF
IBUF
BT4CR
IBUF
IBUF
IBUF
OZ VDD BD8SRC
OZ VDD BD8SRC
OZ VDD BD8SRC
OZ VDD BD8SRC
BS
Function
0V Ground
B Data 0
B Data 1
B Address / Data 2
(VSS + 3.3V) Power Supply
B Address / Data 3
B Address / Data 4
0V Ground
B Address / Data 5
B Address / Data 6
(VSS + 3.3V) Power Supply
B Address / Data 7
B Address / Data 8
B Address / Data 9
0V Ground
B Address / Data 10
B Address / Data 11
(VSS + 3.3V) Power Supply
B Address / Data 12
0V Ground
I Processor clock
(VSS + 3.3V) Power Supply
B Address / Data 13
B Address / Data 14
B Address / Data 15
0V Ground
I Address 1
C Address Latch
(VSS + 3.3V) Power Supply
I Chip Select
I Specifies the direction of the access cycle
O Controls the ATC bus cycle termination
I ATC Mode Selection (0 = i960; 1 = generic)
O Requests ATC interrupt service
I Hard reset
0V Ground
(VSS + 3.3V) Power Supply
B Utopia RX Data 0
B Utopia RX Data 1
0V Ground
B Utopia RX Data 2
B Utopia RX Data 3
(VSS + 3.3V) Power Supply
3/25