STM32F215XX Datasheet, PDF (22/180 Pages) STMicroelectronics – Clock, reset and supply management

Functional overview
!2-
#ORTEX -
Figure 5. Multi-AHB matrix
'0
$-!
'0
-!# _53"/4'
$-! %THERNET ₍₃
STM32F21xxx
3 3 3
3 3 3 3 3
- ^)#/$%
- ^$#/$%
-
-
-
-
-
"USMATRIX 3
&LASH
MEMORY
32!-
+BYTE
32!-
+BYTE
!("
PERIPH
!("
PERIPH
&3-#
3TATIC-EM#TL
!0"
!0"
AIC
3.8
DMA controller (DMA)
The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8
streams each. They are able to manage memory-to-memory, peripheral-to-memory and
memory-to-peripheral transfers. They share some centralized FIFOs for APB/AHB
peripherals, support burst transfer and are designed to provide the maximum peripheral
bandwidth (AHB/APB).
The two DMA controllers support circular buffer management, so that no specific code is
needed when the controller reaches the end of the buffer. The two DMA controllers also
have a double buffering feature, which automates the use and switching of two memory
buffers without requiring any special code.
Each stream is connected to dedicated hardware DMA requests, with support for software
trigger on each stream. Configuration is made by software and transfer sizes between
source and destination are independent.
22/180
DocID17050 Rev 13