STM32L496XX Datasheet, PDF (207/263 Pages) STMicroelectronics – 25 nA Shutdown mode

STM32L496xx
Electrical characteristics
Figure 35. SPI timing diagram - slave mode and CPHA = 1
166LQSXW
&3+$ 
&32/ 
W_VX166
&3+$ 
&32/ 
W_D62
0,62RXWSXW
026,LQSXW
W_F6&.
W_Z6&.+
W_Z6&./
W_Y62
)LUVWELW287
W_VX6,
W_K6,
)LUVWELW,1
W_K62
1H[WELWV287
1H[WELWV,1
1. Measurement points are done at CMOS levels: 0.3 V_DD and 0.7 V_DD.
Figure 36. SPI timing diagram - master mode
+LJK
166LQSXW
&3+$ 
&32/ 
&3+$ 
&32/ 
WF6&.
W_I6&.
W_K166
W_U6&.
W_GLV62
/DVWELW287
/DVWELW,1
06Y9
&3+$ 
&32/ 
&3+$ 
&32/ 
0,62
,13 87
026,
28738 7
WVX0,
WZ6&.+
WZ6&./
06%,1
WK0,
06%287
WY02
%,7,1
% , 7287
WK02
1. Measurement points are done at CMOS levels: 0.3 V_DD and 0.7 V_DD.
WU6&.
WI6&.
/6%,1
/6%287
DLF
DocID029173 Rev 2
207/263
236