STM32F745XX Datasheet, PDF (186/227 Pages) STMicroelectronics – ARM-based Cortex-M7 32b MCU+FPU, 462DMIPS, up to 1MB Flash/320+16+ 4KB RAM, USB OTG HS/FS, ethernet, 18 TIMs, 3 ADCs, 25 com itf, cam & LCD

Electrical characteristics
STM32F745xx STM32F746xx
SDRAM waveforms and timings
• CL = 30 pF on data and address lines. CL = 10 pF on FMC_SDCLK unless otherwise
specified.
In all timing tables, the T_HCLK is the HCLK clock period.
– For 3.0 V≤V_DD≤3.6 V, maximum FMC_SDCLK= 100 MHz at CL=20 pF (on
FMC_SDCLK).
– For 2.7 V≤V_DD≤3.6 V, maximum FMC_SDCLK = 90 MHz at CL=30 pF (on
FMC_SDCLK).
– For 1.71 V≤V_DD<1.9 V, maximum FMC_SDCLK = 70 MHz at CL=10 pF (on
FMC_SDCLK).
Figure 70. SDRAM read access waveforms (CL = 1)
&-#?3$#,+
TD3$#,+,?!DD2
&-#?!>@
&-#?3$.%;=
TD3$#,+,?.2!3
&-#?3$.2!3
&-#?3$.#!3
2OWN
TD3$#,+,?!DD#
TH3$#,+,?!DD2
#OL
#OL #OLI
#OLN
TD3$#,+,?3.$%
TH3$#,+,?!DD#
TH3$#,+,?3.$%
TH3$#,+,?.2!3
TD3$#,+,?.#!3
TH3$#,+,?.#!3
&-#?3$.7%
&-#?$;=
TSU3$#,+(?$ATA
TH3$#,+(?$ATA
$ATA $ATA $ATAI $ATAN
-36
186/227
DocID027590 Rev 4