LPC47M112 Datasheet, PDF (165/208 Pages) SMSC Corporation – ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE

Enhanced Super I/O Controller with LPC Interface
Datasheet
Chip Level (Global) Control/Configuration Registers[0x00-0x2F]
The chip-level (global) registers lie in the address range [0x00-0x2F]. The design MUST use all 8 bits of the ADDRESS
Port for register selection. All unimplemented registers and bits ignore writes and return zero when read.
The INDEX PORT is used to select a configuration register in the chip. The DATA PORT is then used to access the
selected register. These registers are accessible only in the Configuration Mode.
REGISTER
Config Control
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
Table 61 - Chip Level Registers
ADDRESS
DESCRIPTION
Chip (Global) Control Registers
0x00 - Reserved - Writes are ignored, reads return 0.
0x01
0x02 W The hardware automatically clears this bit after the
write, there is no need for software to clear the bits.
Bit 0 = 1: Soft Reset. Refer to the "Configuration
Registers" table for the soft reset value for each
register.
STATE
C
0x03 - 0x06 Reserved - Writes are ignored, reads return 0.
Logical Device #
0x07 R/W A write to this register selects the current logical
C
device. This allows access to the control and
Default = 0x00
configuration registers for each logical device. Note:
on VCC POR,
The Activate command operates only on the selected
VTR POR,
logical device.
SOFT RESET and
HARD RESET
Card Level Reserved 0x08 - 0x1F Reserved - Writes are ignored, reads return 0.
Chip Level, SMSC Defined
Device ID -
0x20 R A read only register which provides device
C
Hard wired
identification. Bits[7:0] = 0x59 when read.
Default = 0x59
on VCC POR,
VTR POR,
SOFT RESET and
HARD RESET
Device Rev
0x21 R A read only register which provides device revision
C
information. Bits[7:0] = current revision when read.
Hard wired
= Current Revision
PowerControl
0x22 R/W Bit[0] FDC Power
C
Bit[1] Reserved
Default = 0x00
Bit[2] Game Port Power
on VCC POR,
Bit[3] Parallel Port Power
VTR POR,
Bit[4] Serial Port 1 Power
SOFT RESET and
Bit[5] Serial Port 2 Power (Note 2)
HARD RESET
Bit[6] Serial Port 3 Power
Bit[7] Reserved
SMSC DS – LPC47M112
Page 165
Rev. 02/02/2005