English
Language : 

S-13D1 Datasheet, PDF (34/45 Pages) Seiko Instruments Inc – SUPER-SMALL PACKAGE 2-CIRCUIT BUILT-IN DELAY FUNCTION HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
SUPER-SMALL PACKAGE 2-CIRCUIT BUILT-IN DELAY FUNCTION HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-13D1 Series
Rev.1.3_01
5. Output capacitance vs. Characteristics of discharge time (Ta = +25°C)
5. 1 S-13D1 Series B / E type (with discharge shunt function, without delay funciton)
5. 1. 1 VOUT
VIN = VOUT + 1.0 V, IOUT = no load,
VON / OFF = VOUT + 1.0 V → VSS, tf = 1.0 μs
4.0
3.5
3.0
2.5
2.0
VOUT(S) = 1.0 V
VOUT(S) = 2.5 V
VOUT(S) = 3.6 V
1.5
1.0
0.5
0
0 2 4 6 8 10 12
CLn [μF]
Figure 31
5. 2 S-13D1 Series C / F type (with discharge shunt function, with delay funciton)
5. 2. 1 VOUT1
VIN = VOUT1 + 1.0 V, IOUT1 = no load,
VON / OFF1 = VOUT1 + 1.0 V → VSS, tf = 1.0 μs
4.0
3.5
3.0
2.5
2.0
VOUT(S) = 1.0 V
VOUT(S) = 2.5 V
VOUT(S) = 3.6 V
1.5
1.0
0.5
0
0 2 4 6 8 10 12
CL1 [μF]
5. 2. 2 VOUT2
VIN = VOUT2 + 1.0 V, IOUT2 = no load,
VON / OFF2 = VOUT2 + 1.0 V → VSS, tf = 1.0 μs
4.0
3.5
3.0
2.5
2.0
VOUT(S) = 1.0 V
1.5
VOUT(S) = 2.5 V
1.0
VOUT(S) = 3.6 V
0.5
0
0 2 4 6 8 10 12
CL2 [μF]
Figure 32
Figure 33
VON / OFF
1 μs
VOUT
tDSC
VSS
VOUT × 10%
VIN = VOUT + 1.0 V
VON / OFF = VOUT + 1.0 V → VSS
Figure 34 Measurement Condition of Discharge Time
Remark CLn: Output capacitor set to the VOUTn pin externally (n = 1, 2)
34