S-35740C01A-K8T2U Datasheet, PDF (15/31 Pages) Seiko Instruments Inc – Operation temperature range

FOR AUTOMOTIVE 125°C OPERATION 2-WIRE INTERVAL TIMER CONVENIENCE TIMER
Rev.1.1_00
S-35740 Series
 Configuration of Registers
1. Time register
The time register is a 3-byte register that stores the timer value in the binary code.
The time register is read-only.
Perform the read operation of the time register in 3-byte unit from TM23 to TM0.
Example:
3 seconds (0000_0000_0000_0000_0000_0011)
45 minutes (0000_0000_0000_1010_1000_1100)
5 hours 30 minutes (0000_0000_0100_1101_0101_1000)
TM23 TM22 TM21 TM20 TM19 TM18 TM17 TM16
B7
B0
TM15 TM14 TM13 TM12 TM11 TM10 TM9 TM8
B7
B0
TM7 TM6 TM5 TM4 TM3 TM2 TM1 TM0
B7
B0
Figure 18
2. Fixed-cycle interrupt signal setting register
The fixed-cycle interrupt signal setting register is a 2-byte register that sets the fixed-cycle interrupt signal at the
upper 10 bits. By setting "1" to each bit, the frequency corresponding to each bit is output from the INT pin
depending on NAND logic. Refer to " INT Pin Fixed-cycle Interrupt Signal Output" for details.
The lower 3 bits, RST2 to RST0 are used as a register to input the timer reset command. The timer is reset by writing
RST2 = "0", RST1 = "1" and RST0 = "0". The fixed-cycle interrupt signal setting register is not reset even if the timer
reset command is input. Therefore, it is unnecessary to write to the fixed-cycle interrupt signal setting register again.
Moreover, when only a fixed-cycle interrupt signal is set without resetting the timer, write the data except for the
above mentioned ones, such as RST2 = "1", RST1 = "1" and RST0 = "1" to the fixed-cycle interrupt signal setting
register.
Set DM1 and DM0 to "0" or "1" since they are dummy data.
The fixed-cycle interrupt signal setting register is possible for write and read.
Perform the write and read operation of the fixed-cycle interrput signal setting register in 2-byte unit.
When performing the read operation of fixed-cycle interrupt signal setting register, set the ENBL pin to "H". If the
ENBL pin is set to "L", the time register data is read.
Remark The above description is the example of Nch open-drain output product.
In CMOS output product, the frequency corresponding to each bit (1 Hz to 1.024 kHz) is output
depending on AND logic.
1Hz 2Hz 4Hz 8Hz 16Hz 32Hz 64Hz 128Hz
B7
ɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹB0
256Hz 512Hz 1kHz DM1 DM0 RST2 RST1 RST0
B7
ɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹB0
Figure 19
15