LQ104V1DG51 Datasheet, PDF (11/21 Pages) Sharp Electrionic Components – TFT LCD MODULE

Horizontal
sync. signal
(Hsync)
0.3Vcc
Clock signal
(CK)
Data signal
(R0~R5,G0~G5,
B0~B5)
TH
THp
0.3Vcc ^0.7Vcc
THc
* Only when enable terminal is fixed "Low"
Tc
Tch Tcl
0.3Vcc 0.3Vcc 0.3Vcc 0.3Vcc
0.7Vcc
0.3Vcc
C1* C2*
Horizontal invalid da ta period
C104*
Number of clock
Tds
Tdh
0.7Vcc
D1
D2
D3 _{0 . 3 V c c}
Number of H-data
D639 D640
Horizontal invalid da ta period
Data enable signal
(ENAB)
THe
THd
0.7Vcc
Tes
Tep
0.3Vcc
0.3Vcc
Vertical
sync. signal
(Vsync)
Horizontal
sync.
signal
(Hsync)
Data signal
(R0~R5,G0~G5,
B0~B5)
0.3Vcc
TVp
0.7Vcc
TV
0.3Vcc
TVh
0.7Vcc
1
2
TVs
Vertical invalid data period
34
Number of line
TVd
DH1 DH2 DH3
DH479 DH480
Vertical invalid data period
Fig2F-1ig　2I-n1puInt　pustisginganla　l wwaavveeffoorrmms(s48(40　80lilinnee　mmode)
Number of V-data line