English
Language : 

LC7872E Datasheet, PDF (9/17 Pages) Sanyo Semicon Device – CD Graphics Decoder
Pin Functions
Pin No.
1
Symbol
S1
2
S2
3
SBCK
4
SFSY
5
PW
6
SBSY
7
VDD1
8
CE
9
DO
10
DI
11
CL
12
MUTE
13
VSS1
14
WE
15
RAS
16
A0
17
A1
18
A2
19
A3
20
A4
21
A5
22
A6
23
A7
24
DB0
25
CAS
26
DB1
27
OE
28
DB2
29
DB3
30
CB
31
CDGM
32
TRANS0
33
TRANS1
34
TRANS2
35
TRANS3
36
TRANS4
37
TRANS5
38
VSS2
39
VDD2
40
BIAS
41
VIDEO
42
TEST
43
LINE
44
FSCIN
45
VSYNC
46
TEST1
47
YS
48
CSYNC
49
4FSC2
50
EFLG
LC7872E
I/O
Function
S1
I
0
CD DSP selection
1
I
1
O Subcode R to W readout clock
I Subcode frame synchronization signal
I Subcode R to W data
I Subcode block synchronization signal
— Digital system power supply
I Serial input or control pin during serial output
O Serial data output (N-ch open drain)
I Serial data input
I Serial data I/O clock
I Control signal that invalidates the subcode data
— Digital system ground
O DRAM control
O DRAM control
O DRAM address
O DRAM address
O DRAM address
O DRAM address
O DRAM address
O DRAM address
O DRAM address
O DRAM address
I/O DRAM data
O DRAM control
I/O DRAM data
O DRAM control
I/O DRAM data
I/O DRAM data
High: color bar output
I Low: normal mode
(pull-down resistor built in)
O Outputs a high level when a CD-G disk detected
O Transparency digital output
O Transparency digital output
O Transparency digital output
O Transparency digital output
O Transparency digital output
O Transparency digital output
— Composite video D/A converter ground
— Composite video D/A converter power supply
O Ripple exclusion capacitor connection
O Composite video output (8-bit D/A converter output)
I Test pin. Must be tied low in normal operation (pull-down resistor built in)
When pin NP2 is high: High: 263H, Low: 262H
I When pin NP2 is low: High: 312H, Low: 314H
I Subcarrier clock input (feedback resistor built in)
O Vertical synchronization signal output
I Test pin. Must be tied low in normal operation (pull-down resistor built in)
O Superimposition control output
O Composite synchronization signal output
I Superimposition mode external clock input (feedback resistor built in)
O Error state monitor
S2 CD DSP
0 LC7861N/67
0 LC7860K/63
1 LC7868/69/681
Continued on next page.
No. 4868-9/17