LC7872E Datasheet, PDF (11/17 Pages) Sanyo Semicon Device – CD Graphics Decoder

LC7872E
Pin Applications
1. Crystal Clock Oscillator; XIN1, XOUT1, XIN2, XOUT2, N/P1, N/P2, FSC, CSYNC, LINE and VSYNC
The LC7872E provides two crystal oscillator systems as follows.
Pins XIN1 and XOUT1 are for use with a 14.31818 MHz crystal oscillator (NTSC)
Pins XIN2 and XOUT2 are for use with a 17.734476 MHz crystal oscillator (PAL)
Crystals can be connected to either crystal system 1 or 2 according to the application, or both systems can be used
under the control of pins N/P1 and N/P2 to implement an application that supports both video standards. The N/P1
pin switches the LC7872E RGB encoder block between NTSC and PAL and the N/P2 pin switches the decoder block
between NTSC and PAL. The FSC pin outputs a clock that is the crystal oscillator frequency divided by four. The
CSYNC pin is the composite synchronization signal output and VSYNC is the vertical synchronization signal output.
The LINE pin switches the number of lines on a screen.
The table below lists the pin states in each mode.
XIN1, XOUT1
14.31818 MHz
*
14.30244 MHz
XIN2, XOUT2
*
17.734476 MHz
*
N/P1 N/P2
High High
Television system
NTSC/M
Low Low
PAL/GBIDH
Low High
PAL/M
FSC
3.579545 MHz
4.433619 MHz
3.575611 MHz
LINE
H
L
H
L
H
L
CSYNC
16.71511323 ms
16.65155767 ms
19.96788628 ms
20.09588555 ms
16.73350841 ms
16.6698829 ms
2. Subcode Interface; S1, S2, SBSY, SFSY, PW, SBCK and MUTE
The LC7872E supports three interface modes under the control of pins S1 and S2. When the MUTE pin is set high,
SBSY and PW input is disabled and SBCK output stops.
S1
S2
Mode
Low
Low
LC7861N/67 interface
High
Low
LC7860K/63 interface
High
High
LC7868/69/681 interface
The SBCK delivery condition is that SFSY be confirmed to be low about 2.2 µs after the SFSY falling edge in
LC7860K/63 interface mode. In the other interface modes, the condition is that SFSY be confirmed to be high and
SBSY be confirmed to be low about 2.2 µs after the SFSY rising edge.
• LC7860 interface (Pin names in parentheses are LC7860 pins.)
Note: 1. PWSY will be high during the S0 and S1 periods.
2. The SBSY pin must be held low.
No. 4868-11/17