S3C4530A Datasheet, PDF (6/432 Pages) Samsung semiconductor – 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller

PRODUCT OVERVIEW
S3C4530A
SIGNAL DESCRIPTIONS
Signal
XCLK
MCLKO/SDCLK (1)
CLKSEL
nRESET
CLKOEN
TMODE
FILTER
TCK
TMS
TDI
TDO
nTRST
Table 1-1. S3C4530A Signal Descriptions
Pin No.
80
77
83
82
76
63
55
58
59
60
61
62
Type
I
O
I
I
I
I
AI
I
I
I
O
I
Description
S3C4530A System Clock source. If CLKSEL is Low, PLL output
clock is used as the S3C4530A internal system clock. If CLKSEL
is High, XCLK is used as the S3C4530A internal system clock.
System Clock Out. MCLKO is monitored as the inverting phase
of internal system clock, SCLK.
SDCLK is system clock for SDRAM
Clock Select. When CLKSEL is '0'(low level), PLL output clock
can be used as the master clock. When CLKSEL is '1'(high
level), the XCLK is used as the master clock.
Not Reset. nRESET is the global reset input for the S3C4530A.
To allow a system reset, and for internal digital filtering, nRESET
must be held to Low level for at least 64 master clock cycles.
Refer to "Figure 3. S3C4530A reset timing diagram" for more
details about reset timing.
Clock Out Enable/Disable. (See the pin description for MCLKO.)
Test Mode. The TMODE bit settings are interpreted as follows:
'0' = normal operating mode, '1' = chip test mode.
This TMODE pin also can be used to change MF of PLL.
To get 5 times internal system clock from external clock, '0'(low
level) should be assigned to TMODE. If '1'(high level), MF will be
changed to 6.6.
If the PLL is used, 820pF capacitor should be connected between
the pin and analog ground.
JTAG Test Clock. The JTAG test clock shifts state information
and test data into, and out of, the S3C4530A during JTAG test
operations. This pin is internally connected pull-down.
JTAG Test Mode Select. This pin controls JTAG test operations
in the S3C4530A. This pin is internally connected pull-up.
JTAG Test Data In. The TDI level is used to serially shift test
data and instructions into the S3C4530A during JTAG test
operations. This pin is internally connected pull-up.
JTAG Test Data Out. The TDO level is used to serially shift test
data and instructions out of the S3C4530A during JTAG test
operations.
JTAG Not Reset. Asynchronous reset of the JTAG logic.
This pin is internally connected pull-up.
1-6