S3C4510B Datasheet, PDF (209/422 Pages) Samsung semiconductor – Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.

S3C4510B
UNIFIED INSTRUCTION/DATA CACHE
CACHE REPLACE OPERATIONS
When the contents of two sets are valid and when the content of the cache must be replaced due to a cache
miss, the CS value becomes "10" at specified line. This indicates that the content of set 0 (S0) was replaced.
When CS is "10" and when another replacement is required due to a cache miss, the content of set 1 (S1) is
replaced by changing the CS value to "01".
To summarise, at its normal steady state, the CS value is changed from "01" or "10" to "10" or "01". This
modification provides the information necessary to implement a 2-bit pseudo-LRU (Least Recently Used) cache
replacement policy.
Reset(/)
NVALID: 00
miss
S0 only: 01
miss ^Hit
Miss or hit 1
AV-S1D: 11
AV-S0D: 10
Hit 1
Miss or hit 0
Hit 0
; Set 0, set 1 all invalid
; Chahe miss occurs
; Set 0 = valid, set 1 = invalid
Status does not change on hit
; Read miss
; AV_S1D = All valid and set 1 is dirty.
Dirty means to access just before;
status does not change on hit.
; AV_S0D = All valid and set 0 is dirty.
Figure 5-2. Cache Replace Algorithm State Diagram
5-3