BU94605AKV Datasheet, PDF (25/84 Pages) Rohm – AAC/WMA/MP3 +SD Memory Card +CD-ROM+MP3 Record

BU94605AKV BU94607AKV BU94702AKV BU94705AKV
Datasheet
8.3 Protocol to write from the master
When sending commands from the master using the I²C bus, be sure to conform to the transfer protocol shown in
Figure 25 after BUSY PIN confirms the state of L, for details on each command, see Chapter 26.
S Slave Address R/W A Data(8bit) A Data(8bit) A
"0"(write)
From Master to Slave
From Slave to Master
A = Acknowledge(SDA low)
A = No Acknowledge(SDA high)
S = Start Condition
P = Stop condition
Figure 25. Command Send Protocol
Data(8bit) A/A P
8.4 Protocol to read to the master
When sending the received data from the slave to the master using the I²C bus, be sure to conform to the transfer
protocol shown in Figure 26. First, transfer the status read command (step1). Then, input SCL clock of required bytes
in step2 to read the status after BUSY PIN confirms the state of L.
When BUSY PIN is H, correct data is not transmitted.
The first byte of the transferred data (step2) outputs the status shown in Table 9. Data is output from the second byte.
Figure 27 shows the relationship between the transferred data and BUSY.
* For details on BUSY, see Chapter 9.
Table 9. BUSY Byte Structure
bit
STATUS
7
0
6
0
5
0
4
PRECOM
3
IRPTO
2
SEARCH
1
MCHNG
0
BUSY
Step1
S Slave Address R/W A Data(8bit) A
Data(8bit)
Step2
"0"(write)
S Slave Address R/W A BUSY(8bit) A Data(8bit) A
"1"(read)
From Master to Slave
A = Acknowledge(SDA low)
From Slave to Master
A = No Acknowledge(SDA high)
S = Start Condition
P = Stop condition
A/A P
Data(8bit)
AP
Figure 26. Status Reception Protocol
Figure 27. Relationship between Transferred Data and BUSY
www.rohm.com
© 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
25/80
TSZ02201-0V2V0E600090-1-2
2012.12.10 Rev.002