|
PD3719_15 Datasheet, PDF (7/22 Pages) Renesas Technology Corp – MOS INTEGRATED CIRCUIT | |||
|
◁ |
µPD3719
ABSOLUTE MAXIMUM RATINGS (TA = +25 °C)
Parameter
Output drain voltage
Reset drain voltage
Shift register clock voltage
Reset gate clock voltage
Reset feed-through level clamp clock voltage
Transfer gate clock voltage
Operating ambient temperature
Storage temperature
Symbol
VOD
VRD
VÏ1, VÏ2
VÏRB
VÏCLB
VÏTG
TA
Tstg
Ratings
Unit
â0.3 to +16
V
â0.3 to +16
V
â0.3 to +8
V
â0.3 to +8
V
â0.3 to +8
V
â0.3 to +8
V
â25 to +60
°C
â40 to +100
°C
Caution Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability;
exceeding the ratings could cause permanent damage. The parameters apply independently.
RECOMMENDED OPERATING CONDITIONS (TA = +25 °C)
Parameter
Symbol
Output drain voltage
VOD
Reset drain voltage
VRD
Shift register clock high level
VÏ1H, VÏ2H
Shift register clock low level
VÏ1L, VÏ2L
Reset gate clock high level
VÏRBH
Reset gate clock low level
VÏRBL
Reset feed-through level clamp clock high level VÏCLBH
Reset feed-through level clamp clock low level VÏCLBL
Transfer gate clock high level
VÏTGH
Transfer gate clock low level
VÏTGL
Data rate
fÏRB
MIN.
14.0
14.0
4.5
â0.3
4.5
â0.3
4.5
â0.3
4.5
â0.3
â
TYP.
15.0
VOD
5.0
0
5.0
0
5.0
0
VÏ1HNote
0
1
MAX.
16.0
VOD
5.5
+0.5
5.5
+0.5
5.5
+0.5
VÏ1HNote
+0.3
2
Unit
V
V
V
V
V
V
V
V
V
V
MHz
Note When Transfer gate clock high level (VÏTGH) is higher than Shift register clock high level (VÏ1H), Image lag
can increase.
5
|
▷ |