16C6NL Datasheet, PDF (56/70 Pages) Renesas Technology Corp – Renesas MCU

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NL, M16C/6NN)
5. Electric Characteristics
Switching Characteristics
VCC = 3.3 V
(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = –40 to 85 °C unless otherwise specified)
Table 5.43 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)
Symbol
Parameter
td(BCLK-AD)
th(BCLK-AD)
th(RD-AD)
th(WR-AD)
td(BCLK-CS)
th(BCLK-CS)
td(BCLK-ALE)
th(BCLK-ALE)
td(BCLK-RD)
th(BCLK-RD)
td(BCLK-WR)
th(BCLK-WR)
td(BCLK-DB)
th(BCLK-DB)
td(DB-WR)
th(WR-DB)
td(BCLK-HLDA)
Address output delay time
Address output hold time (in relation to BCLK)
Address output hold time (in relation to RD)
Address output hold time (in relation to WR)
Chip select output delay time
Chip select output hold time (in relation to BCLK)
ALE signal output delay time
ALE signal output hold time
RD signal output delay time
RD signal output hold time
WR signal output delay time
WR signal output hold time
Data output delay time (in relation to BCLK)
Data output hold time (in relation to BCLK) ⁽³⁾
Data output delay time (in relation to WR)
Data output hold time (in relation to WR) ⁽³⁾
__________
HLDA output delay time
Measuring
Condition
Figure 5.11
Standard
Unit
Min.
Max.
30
ns
4
ns
0
ns
(NOTE 1)
ns
30
ns
4
ns
25
ns
–4
ns
30
ns
0
ns
30
ns
0
ns
40
ns
4
ns
(NOTE 2)
ns
(NOTE 1)
ns
40
ns
NOTES:
1. Calculated according to the BCLK frequency as follows:
0.5 ✕ 10⁹ _{– 10 [ns]}
f(BCLK)
2. Calculated according to the BCLK frequency as follows:
0.5 ✕ 10⁹ _{– 40 [ns]}
f(BCLK)
f(BCLK) is 12.5 MHz or less.
3. This standard value shows the timing when the
output is off, and does not show hold time of
data bus.
Hold time of data bus varies with capacitor volume
and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
t = – CR ✕ ln (1 – VOL / VCC)
by a circuit of the right figure.
For example, when VOL = 0.2 VCC, C = 30 pF,
R =1 kΩ, hold time of output “L” level is
t = – 30 pF ✕ 1 kΩ ✕ ln (1 – 0.2 VCC / VCC) = 6.7 ns.
R
DBi
C
P0
P1
P2
P3
30 pF
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
NOTE:
1. P11 to P14 are only in the 128-pin version.
Figure 5.11 Port P0 to P14 Measurement Circuit
Rev.2.10 Aug 25, 2006 page 56 of 67
REJ03B0061-0210