 English |
|
|
|
|
|
|
|
| HD74LS165A_05 Datasheet, PDF (4/8 Pages) Renesas Technology Corp – Parallel-Load 8-bit Shift Register | |||
| |||
| ◁ |
HD74LS165A
Testing Method
Test Circuit
4.5V
VCC
P.G.
Zout = 50â¦
Input
Serial Input
Shift/Load
A
B
QH
C
D
E
F
G
QH
H
Clock
Clock
Inhibit
Output
Load circuit 1
RL
CL
Same as Load Circuit 1.
Notes: 1. CL includes probe and jig capacitance.
2. All diodes are 1S2074(H).
Waveforms 1
3V
Shift/
1.3V
Load
0V
tsu
3V
Serial
Input
1.3V
1.3V
0V
Notes:
tsu
tsu
3V
Clock
Inhibit
1.3V
1.3V
0V
A. The eight data inputs and the clock-inhibit input are low. Results are monitored at output QH at
Tn + 7.
B. The input pulse generators have the following characteristics: PRR < 1 MHz,
duty cycle < 50%, Zout â 50 â¦, tTLH ⤠15 ns, tTHL ⤠6 ns.
Rev.3.00, Jul.15.2005, page 4 of 7
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese