M66592FP Datasheet, PDF (35/127 Pages) Renesas Technology Corp – ASSP (USB2.0 Peripheral Controller)

M66592FP/WG
2.9 Interrupt statuses
Interrupt status register 0[INTSTS0]
<Address: 40H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
VBINT RESM SOFR DVST CTRT BEMP NRDY BRDY VBSTS
DVSQ
VALID
CTSQ
0
0
0
0
0
0
0
0
?
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-
0
0
0
0
0
0
0
-
-
-
1
-
-
-
-
-
0
0
1
-
-
-
-
-
-
0
0
0
0
0
0
?
0
0
0
0
0
0
0
Bit
Name
Function
S/W H/W Note
15 VBINT
VBUS interrupt status
0: VBUS interrupts not issued
1: VBUS interrupts issued
R/W W 3.2.8
*3)
14 RESM
Resume interrupt status
0: Resume interrupts not issued
1: Resume interrupts issued
R/W W 3.2.9
*3)
13 SOFR
0: SOF interrupts not issued
Frame number refresh interrupt status 1: SOF interrupts issued
R/W(0) W
3.2.7
*3)
12 DVST
0: Device state transition interrupts not issued R/W(0) W
Device state transition interrupt status 1: Device state transition interrupts issued
3.2.5
*3)
11 CTRT
0: Control transfer stage transition interrupts not R/W(0) W
Control transfer stage transition interrupt issued
status
1: Control transfer stage transition interrupts
issued
3.2.6
*3)
10 BEMP
Buffer Empty interrupt status
0: BEMP interrupts not issued
1: BEMP interrupts issued
R
W 3.2.4
*1)*2)
9 NRDY
Buffer Not Ready interrupt status
0: NRDY interrupts not issued
1: NRDY interrupts issued
R
W 3.2.3
*1)
8 BRDY
Buffer Ready interrupt status
0: BRDY interrupts not issued
1: BRDY interrupts issued
R
W 3.2.2
*1)
7 VBSTS
VBUS input status
0: VBUS pin is “L” level
1: VBUS pin is “H” level
R
W 3.2.8
*2)
6-4 DVSQ
Device state
000: Powered state
001: Default state
010: Address state
011: Configured state
1xx: Suspended state
R
W 3.2.5
3 VALID
Setup packet reception
2-0 CTSQ
Control transfer stage
0: Not detected
1: Setup packet reception
000: Idle or setup stage
001: Control read data stage
010: Control read status stage
011: Control write data stage
100: Control write status stage
101: Control write (NoData) status stage
110: Control transfer sequence error
111: Reserved
R/W(0) W
R
W
3.6.1
3.2.6
«Note»
*1)
*2)
*3)
The BEMP, BRDY and NRDY bits are cleared when all of the factors for each pipe on correcponding registers
have been eliminated, i.e. BEMPSTS, BRDYSTS and NRDYSTS.
The VBUS input status based on the VBSTS bit requires that chattering be eliminated using software.
If multiple factors are being generated among the VBINT, RESM, SOFR, DVST, and CTRT bits, an access cycle of
at least 100 ns is required in order to clear the bits in succession, rather than simultaneously.
Rev1.00 2004.10.01 page 35 of 125