M37735S4LHP Datasheet, PDF (20/37 Pages) Mitsubishi Electric Semiconductor – 16-BIT CMOS MICROCOMPUTER

New ^product
MITSUBISHI MICROCOMPUTERS
M37735S4LHP
16-BIT CMOS MICROCOMPUTER
ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = –40 to +85 °C, unless otherwise noted)
Symbol
Parameter
Test conditions
VCC = 5 V,
f(XIN) = 12 MHz (square waveform),
(f(f2) = 6 MHz),
f(XCIN) = 32.768 kHz,
in operating (Note 1)
Limits
Min.
Typ.
Max.
Unit
5.4
10.8
mA
VCC = 3 V,
f(XIN) = 12 MHz (square waveform),
(f(f2) = 6 MHz),
f(XCIN) = 32.768 kHz,
in operating (Note 1)
3.6
7.2
mA
VCC = 3 V,
f(XIN) = 12 MHz (square waveform),
When external bus ^{(f(f2) = 0.75 MHz),}
ICC
Power source is in use, output ^{f(XCIN) : Stopped,}
current
pins are open, and ^{in operating}
other pins are VSS. VCC = 3 V,
f(XIN) = 12 MHz (square waveform),
f(XCIN) = 32.768 kHz,
when a WIT instruction is executed (Note 2)
0.5
1.0
mA
6
12
A
VCC = 3 V,
f(XIN) : Stopped,
f(XCIN) = 32.768 kHz,
in operating (Note 3)
40
80
A
VCC = 3 V,
f(XIN) : Stopped,
f(XCIN) = 32.768 kHz,
when a WIT instruction is executed (Note 4)
Ta = 25 °C,
when clock is stopped
Ta = 85 °C,
when clock is stopped
3
6
A
1
A
20
A
Notes 1. This applies when the main clock external input selection bit = “1”, the main clock division selection bit = “0”, and the signal output stop
bit = “1”.
2. This applies when the main clock external input selection bit = “1” and the system clock stop bit at wait state = “1”.
3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
4. This applies when the XCOUT drivability selection bit = “0” and the system clock stop bit at wait state = “1”.
A–D CONVERTER CHARACTERISTICS
(VCC = AVCC = 5 V, VSS = AVSS = 0 V, Ta = –40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note))
Symbol
Parameter
Test conditions
—
Resolution
VREF = VCC
—
Absolute accuracy
VREF = VCC
RLADDER
tCONV
Ladder resistance
Conversion time
VREF = VCC
VREF
Reference voltage
VIA
Analog input voltage
Note. This applies when the main clock division selection bit = “0” and f(f2) = 6 MHz.
Min.
10
19.6
2.7
0
Limits
Typ.
Max.
Unit
10 Bits
± 3 LSB
25
kΩ
s
VCC
V
VREF
V
19