|
HYS64D64300GU-5-B Datasheet, PDF (4/42 Pages) Qimonda AG – 42184-Pin Unbuffered Double-Data-Rate Memory Modules | |||
|
◁ |
Internet Data Sheet
HYS[64/72]D[32/64/128]xxx[G/H]Uâ[5/6]âB
Unbuffered DDR SDRAM Modules
Type
PC3200 (CL=3.0)
HYS64D64300GUâ5âB
HYS72D64300GUâ5âB
HYS64D128320GUâ5âB
HYS72D128320GUâ5âB
PC2700 (CL=2.5)
HYS64D64300GUâ6âB
HYS72D64300GUâ6âB
HYS64D128320GUâ6âB
HYS72D128320GUâ6âB
PC3200 (CL=3.0)
HYS64D32301HUâ5âB
HYS64D64300HUâ5âB
HYS72D64300HUâ5âB
HYS64D128320HUâ5âB
HYS72D128320HUâ5âB
PC2700 (CL=2.5)
HYS64D64300HUâ6âB
HYS72D64300HUâ6âB
HYS64D128320HUâ6âB
HYS72D128320HUâ6âB
Compliance Code
PC3200Uâ30330âA0
PC3200Uâ30330âA0
PC3200Uâ30330âB0
PC3200Uâ30330âB0
PC2700Uâ25330âA0
PC2700Uâ25330âA0
PC2700Uâ25330âB0
PC2700Uâ25330âB0
PC3200Uâ30330âC0
PC3200Uâ30330âA0
PC3200Uâ30330âA0
PC3200Uâ30330âB0
PC3200Uâ30330âB0
PC2700Uâ25330âA0
PC2700Uâ25330âA0
PC2700Uâ25330âB0
PC2700Uâ25330âB0
Description
one rank 512 MB DIMM
one rank 512 MB ECC-DIMM
two ranks 1 GB DIMM
two ranks 1 GB ECC-DIMM
one rank 512 MB DIMM
one rank 512 MB ECC-DIMM
two ranks 1 GB DIMM
two ranks 1 GB ECC-DIMM
one rank 256 MB DIMM
one rank 512 MB DIMM
one rank 512 MB ECC-DIMM
two ranks 1 GB DIMM
two ranks 1 GB ECC-DIMM
one rank 512 MB DIMM
one rank 512 MB ECC-DIMM
two ranks 1 GB DIMM
two ranks 1 GB ECC-DIMM
TABLE 2
Ordering Information
SDRAM Technology
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã16)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
512 Mbit (Ã8)
Note: All part numbers end with a place code designating the silicon-die revision. Reference information available on request.
Example: HYS72D64300HU-6-B, indicating rev. B dies are used for SDRAM components. The Compliance Code is
printed on the module labels describing the speed sort (for example âPC2700â), the latencies and SPD code definition
(for example â20330â means CAS latency of 2.0 clocks, RCD (Row-Column-Delay) latency of 3 clocks, Row Precharge
latency of 3 clocks, and JEDEC SPD code definiton version 0), and the Raw Card used for this module.
Rev. 1.22, 2007-01
4
03292006-CXBY-V2JX
|
▷ |