 English |
|
|
|
|
|
|
|
| HYS64T256020HU Datasheet, PDF (25/61 Pages) Qimonda AG – 240-Pin Unbuffered DDR2 SDRAM Modules | |||
| |||
| ◁ |
Internet Data Sheet
HYS[64/72]T256xxxHUâ[3/â¦/5]âA
Unbuffered DDR2 SDRAM Modules
FIGURE 4
Differential input waveform timing - tDS and tDS
DQS
DQS
tDS tDH
tDS tDH
VDDQ
VIH(ac) min
VIH(dc) min
VREF(dc)
VIL(dc) max
VIL(ac) max
VSS
FIGURE 5
Differential input waveform timing - tlS and tlH
CK
CK
tIS tIH
tIS tIH
VDDQ
VIH(ac) min
VIH(dc) min
VREF(dc)
VIL(dc) max
VIL(ac) max
VSS
Rev. 1.32, 2006-09
25
03062006-5RK8-1X8J
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese