|
HYS72T1G042ER Datasheet, PDF (15/31 Pages) Qimonda AG – 240-Pin Dual Die Registered DDR2 SDRAM Modules | |||
|
◁ |
Internet Data Sheet
HYS72T1G042ERâ5âB
Registerd DDR2 SDRAM Module
3.3
Timing Characteristics
This chapter describes the timing characteristics.
3.3.1
Speed Grade Definitions
All Speed grades faster than DDR2-400B comply with DDR2-400B timing specifications(tCK = 5ns with tRAS = 40ns).
Speed Grade Definitions: Table 12 for DDR2â400B
Speed Grade
TABLE 12
Speed Grade Definition Speed Bins for DDR2-400B
DDR2â400B
Unit
Note
QAG Sort Name
â5
CAS-RCD-RP latencies
3â3â3
tCK
Parameter
Symbol
Min.
Max.
â
Clock Frequency
@ CL = 3
tCK
5
8
ns
1)2)3)4)
@ CL = 4
tCK
5
8
ns
1)2)3)4)
@ CL = 5
tCK
5
8
ns
1)2)3)4)
Row Active Time
tRAS
40
70000
ns
1)2)3)4)5)
Row Cycle Time
tRC
55
â
ns
1)2)3)4)
RAS-CAS-Delay
tRCD
15
â
ns
1)2)3)4)
Row Precharge Time
tRP
15
â
ns
1)2)3)4)
1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew
Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal
OCD drive strength (EMRS(1) A1 = 0) .
2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS,
input reference level is the crosspoint when in differential strobe mode
3) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low.
4) The output timing reference voltage level is VTT.
5) tRAS.MAX is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x tREFI.
Rev. 1.0, 2007-04
15
04242007-NQ2Z-YM3O
|
▷ |