English
Language : 

PACE1754 Datasheet, PDF (19/20 Pages) Pyramid Semiconductor Corporation – SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT (PIC)
CASE OUTLINE Z:
68-Pin Pin Grid Array (PGA) (Ordering Code PG)
PACE1754
Inches
.016
.020
.040
.050
.059
.060
.098
.100
.120
.150
.170
1.010
1.089
1.160
mm
0.41
0.50
1.01
1.27
1.49
1.52
2.49
2.54
3.04
3.81
4.32
25.65
27.66
29.46
NOTES:
1) Dimensions are in inches.
2) Metric equivalents are given for general information only.
3) Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals.
4) Corners except pin number 1 (ref.) can be either rounded or square.
5) All pins must be on the .100" grid.
Document # MICRO-5 REV C
Page 19 of 20