English
Language : 

PT6880 Datasheet, PDF (24/42 Pages) Princeton Technology Corp – OLED Driver/Controller IC
OLED Driver/Controller IC
Tel : 886-2-29162151
Fax: 886-2-29174598
URL: http://www.princeton.com.tw
Preliminary
PT6880
Read Busy Flag and Address Instruction
This instruction is used to read the Busy Flag (BF) to indicate if PT6880 is internally operating on a
previously received instruction. If BF is set to "1", then the internal operation is in progress and the
next instruction will not be accepted. If the BF is set to "0", then the previously received instruction
has been executed and the next instruction can be accepted and processed. It is important to check
the BF status before proceeding to the next write operation. The value of the Address Counter in
binary AAAAAAA is simultaneously read out. This Address Counter is used by both the CGRAM
and the DDRAM and its value is determined by the previous instruction. The contents of the address
are the same as for the instructions -- Set CGRAM Address and Set DDRAM Address.
RS R/WB DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 1 BF AC AC AC AC AC AC AC
Higher Order Bits
Lower Order Bits
Notes: 1. BF= Busy Flag
2. AC = Address Counter
Write Data to CGRAM / DDRAM Instruction
This instruction writes 8-bit binary data -- DDDDDDDD to the CGRAM or the DDRAM. The
previous CGRAM or DDRAM Address setting determines whether a data is to be written into the
CGRAM or the DDRAM. After the write process is completed, the address is automatically
incremented or decremented by 1 in accordance with the Entry Mode instruction. It must be noted
that the Entry Mode instruction also determines the Display Shift.
RS R/WB DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 0 DDDDD D
D
D
Higher Order Bits
Lower Order Bits
Read Data from the CGRAM or DDRAM Instruction
This instructions reads the 8-bit binary data -- DDDDDDDD from the CGRAM or the DDRAM. The
Set CGRAM Address or Set DDRAM Address Set Instruction must be executed before this
instruction can be performed, otherwise, the first Read Data will not be valid.
RS R/WB DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 1 DDDDD D
D
D
Higher Order Bits
Lower Order Bits
When the Read Instruction is executed in series, the next address data is normally read from the
Second Read. There is no need for the Address Set Instruction to be performed before this Read
PT6880 pre 1.1
Page 24
Mar. 2002