NPIC6C596A_15 Datasheet, PDF (5/21 Pages) NXP Semiconductors – Power logic 8-bit shift register open-drain outputs

NXP Semiconductors
NPIC6C596A
Power logic 8-bit shift register; open-drain outputs
6. Pinning information
6.1 Pinning
9_&& 
'6 
4 
4 
4 
4 
05 
2( 
13,&&$
 *1'
 6+&3
 4
 4
 4
 4
 67&3
 46
DDD
Fig 7. Pin configuration SO16 and TSSOP16
13,&&$
WHUPLQDO
LQGH[DUHD
'6 
4 
4 
4 
4 
05 
 6+&3
 4
 4
 4
 4
 67&3
DDD
7UDQVSDUHQWWRSYLHZ
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 8. Pin configuration DHVQFN16
6.2 Pin description
Table 2. Pin description
Symbol
V_CC
DS
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7
MR
OE
Q7S
STCP
SHCP
GND
Pin
1
2
3, 4, 5, 6, 11, 12, 13, 14
7
8
9
10
15
16
Description
supply voltage
serial data input
parallel data output (open-drain)
master reset (active LOW)
output enable input (active LOW)
serial data output
storage register clock input
shift register clock input
ground (0 V)
NPIC6C596A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 23 October 2013
© NXP B.V. 2013. All rights reserved.
5 of 21