PR31100 Datasheet, PDF (11/26 Pages) NXP Semiconductors – Highly integrated embedded processor

Philips Semiconductors
Highly integrated embedded processor
Preliminary specification
MIPS
PR31100
PIN #
NAME
UART and IR Pins
55
TXD
54
RXD
59
IROUT
58
IRIN
RXPWR
62
CARDET
Video Pins
91
FRAME
93
DF
94
LOAD
95
CP
101, 100, VDAT(3:0)
99, 98
90
DISPON
Test Pins
74
TESTSIU
71
TESTCPU
72
TESTIN
73
TESTOUT
Spare Pins
NC4–1
Power Supply Pins
VDD (34 each)
VSS (34 each)
TYPE
NAME AND FUNCTION
O
This pin is the UART transmit signal from the UARTA module.
I
This pin is the UART receive signal to the UARTA module.
O
This pin is the UART transmit signal from the UARTB module or the Consumer IR output signal if
Consumer IR mode is enabled.
I
This pin is the UART receive signal to the UARTB module.
O
This pin is the receiver power output control signal to the external communication IR analog
circuitry.
I
This pin is the carrier detect input signal from the external communication IR analog circuitry.
O
This pin is the frame synchronization pulse signal between the Video Module and the LCD, and is
used by the LCD to return it’s pointers to the top of the display. The Video Module asserts FRAME
after all the lines of the LCD have been shifted and transferred, producing a full frame of display.
O
This pin is the AC signal for the LCD. Since LCD plasma tends to deteriorate whenever subjected
to a DC voltage, the DF signal is used by the LCD to alternate the polarity of the row and column
voltages used to turn the pixels on and off. The DF signal can be configured to toggle on every
frame or can be configured to toggle every programmable number of LOAD signals.
O
This pin is the line synchronization pulse signal between the Video Module and the LCD, and is
used by the LCD to transfer the contents of it’s horizontal line shift register to the LCD panel for
display. The Video Module asserts LOAD after an entire horizontal line of data has been shifted
into the LCD.
O
This pin is the clock signal for the LCD. Data is pushed by the Video Module on the rising edge of
CP and sampled by the LCD on the falling edge of CP.
O
These pins are the data for the LCD. These signals are directly connected to the LCD for 4–bit
non–split displays. For 4–bit split and 8–bit non–split displays, an external register is required to
demultiplex the 4–bit data into the desired 8 parallel data lines needed for the LCD.
O
This pin is the display–on enable signal for the LCD.
I
This pin allows external logic to initiate read or write transactions to PR31100 registers. The
TESTSIU mode is enabled by toggling this signal after the device has powered up. Once the
function is enabled, if the TESTSIU pin is high when the bus is arbitrated (using /DREQ and
/DGRNT), then external logic can initiate read and write transactions to PR31100 registers. This
pin is used for debugging purposes only.
I
This pin allows numerous internal CPU core signals to be brought to external PR31100 pins, in
place of the normal signals assigned to these pins. The CPU core signals assigned to their
respective pins during TESTCPU mode are vendor–dependent. The TESTCPU mode is enabled
by asserting this TESTCPU signal, and this function is provided for generating test vectors for the
CPU core. This pin is used for debugging purposes only.
I
This pin is reserved for vendor–dependent use. This pin is used for debugging purposes only.
O
This pin is reserved for vendor–dependent use. This pin is used for debugging purposes only.
No These pins are reserved for future use and should be left unconnected.
Connect
+3.3V
GND
These pins are the power pins for PR31100 and should be connected to the digital +3.3V power
supply VSTANDBY.
These pins are the ground pins for PR31100 and should be connected to digital ground. NOTE:
For some vendor–dependent implementations of PR31100, pin 131 may be used for a filter
capacitor for the SYSCLK oscillator (capacitor connected between pin 131 and digital ground).
1996 Aug 07
11