PR31100 Datasheet, PDF (10/26 Pages) NXP Semiconductors – Highly integrated embedded processor

Philips Semiconductors
Highly integrated embedded processor
Preliminary specification
MIPS
PR31100
PIN #
31
NAME
MBUSINT
TYPE
I
Reset Pins
88
/CPURES
I
87
/PON
I
Power Supply Pins
86
ONBUTN
I
82
PWRCS
O
Power Supply Pins (continued)
84
PWROK
I
83
PWRINT
I
76
VCC3
I
SIB Pins
41
SIBDIN
I
42
SIBDOUT
O
39
SIBSCLK
O
40
SIBSYNC
O
44
SIBIRQ
I
37
SIBMCLK
I/O
SPI Pins
67
SPICLK
O
69
SPIOUT
O
68
SPIIN
I
NAME AND FUNCTION
This pin is the Magicbus interrupt signal. This signal is used to interrupt PR31100 whenever a
peripheral has been attached to or detached from the bus, or whenever a peripheral has initiated
an interrupt event.
This pin is used to reset the CPU core. This pin should be connected to a switch for initiating a
reset in the event that a software problem might hang the CPU core. The pin should also be pulled
up to VSTANDBY through an external pull–up resistor.
This pin serves as the Power On Reset signal for PR31100. This signal must remain low when
VSTANDBY is asserted until VSTANDBY is stable. Once VSTANDBY is asserted, this signal
should never go low unless all power is lost in the system.
This pin is used as the On Button for the system. Asserting this signal will cause PWRCS to set to
indicate to the System Power Supply to turn power on to the system. PWRCS will not assert if the
PWROK signal is low.
This pin is used as the chip select for the System Power Supply. When the system is off, the
assertion of this signal will cause the System Power Supply to turn VCCDRAM and VCC3 on to
power up the system. The Power Supply will latch SPI commands on the falling edge of PWRCS.
This pin provides a status from the System Power Supply that there is a good source of power in
the system. This signal typically will be asserted if there is a Battery Charger supplying current or
if the Main Battery is good and the Battery Door is closed. If PWROK is low when the system is
powered off, PWRCS will not assert as a result of the user pressing the ONBUTN or an interrupt
attempting to wake up the system. If the device is on when the PWROK signal goes low, the
software will immediately shut down the system since power is about to be lost. When PWROK
goes low, there must be ample warning so that the software can shut down the system before
power is actually lost.
This pin is used by the System Power Supply to alert the software that some status has changed
in the System Power Supply and the software should read the status from the System Power
Supply to find out what has changed. These will be low priority events, unlike the PWROK status,
which is a high priority emergency case.
This pin provides the status of the power supply for the ROM, UCB1100, system buffers, and other
transient components in the system. This signal will be asserted by the System Power Supply
when PWRCS is asserted, and will always be turned off when the system is powered down.
This pin contains the input data shifted from UCB1100 and/or external codec device.
This pin contains the output data shifted to UCB1100 and/or external codec device.
This pin is the serial clock sent to UCB1100 and/or external codec device. The programmable
SIBSCLK rate is derived by dividing down from SIBMCLK.
This pin is the frame synchronization signal sent to UCB1100 and/or external codec device. This
frame sync is asserted for one clock cycle immediately before each frame starts and all devices
connected to the SIB monitor SIBSYNC to determine when they should transmit or receive data.
This pin is a general purpose input port used for the SIB interrupt source from UCB1100. This
interrupt source can be configured to generate an interrupt on either a positive and/or negative
edge.
This pin is the master clock source for the SIB logic. This pin is available for use in one of two
modes. First, SIBMCLK can be configured as a high–rate output master clock source required by
certain external codec devices. In this mode all SIB clocks are synchronously slaved to the main
PR31100 system clock CLK2X. Conversely, SIBMCLK can be configured as an input slave clock
source. In this mode, all SIB clocks are derived from an external SIBMCLK oscillator source,
which is asynchronous with respect to CLK2X. Also, for this mode, SIBMCLK can still be
optionally used as a high–rate master clock source required by certain external codec devices.
This pin is used to clock data in and out of the SPI slave device.
This pin contains the data that is shifted into the SPI slave device.
This pin contains the data that is shifted out of the SPI slave device.
1996 Aug 07
10