English
Language : 

MN101E56 Datasheet, PDF (5/13 Pages) Panasonic Semiconductor – 8-bit Single-chip Microcontroller
MN101E56/57/76 シリーズ
 Features (continued)
 Timer Counter (continued)
Timer 6 (8-bit free-run timer, time-base timer)
8-bit free-run timer
Clock source:
fpll-div, fpll-div/22, fpll-div/23, fpll-div/212, fpll-div/213, fs, fslow, fslow/22, fslow/23, fslow/212, fslow/213
Time-base timer
Interrupt generation cycle:
fpll-div/27, fpll-div/28, fpll-div/29, fpll-div/210, fpll-div/213, fpll-div/215, fslow/27, fslow/28, fslow/29, fslow/210, fslow/213,
fslow/215
Timer 7 (General-purpose 16-bit timer)
Clock source:
fpll-div, fs, external clock, timer A output, serial 0 transfer clock output, timer 6 compare match cycle divided by 1, 2, 4, 16
Hardware configuration:
Double-buffered compare register (×2)
Double-buffered input capture register (×2)
Timer interrupt (×2 vector)
Timer function:
Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous changeable) can be output to large
current pin TM7IOB, timer synchronous output, event count, input capture function (both edges operable)
Real-time control:
Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external
interrupt 0 (IRQ0)
Timer 8 (General-purpose 16-bit timer)
Clock source:
fpll-div, fs, external clock, timer A output, timer 6 compare match cycle divided by 1, 2, 4, 16
Hardware configuration:
Double-buffered compare register (×2)
Double-buffered input capture register (×1)
Timer interrupt (×2 vector)
Timer function:
Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous changeable) can be output to large
current pin TM8IOB, event count, pulse width measurement, input capture function (both edges operable)
32-bit cascade connection (connected with timer 7), 32-bit PWM output, input capture is available in 32-bit cascade
Timer 9 (Motor control 16-bit timer)
Clock source:
fpll-div, fs, external clock, Timer A output divided by 1, 2, 4, 16
Hardware configuration:
Double-buffered compare register (×2)
Timer interrupt (×3 vector)
Timer function:
Square wave output (Timer pulse output) can be changed to large current output, complementary
3-phase PWM output, triangle wave and saw tooth wave are supported, dead time insertion available, event count
Pin output control:
PWM output control is possible by external interrupt 0 to 4 (IRQ 0 to 4) ("Hi-z", output data fixed)
Timer A (baud rate timer)
Clock output for peripheral functions
Clock source:
fpll-div divided by 1/1, 2, 4, 8, 16, 32, and fs divided by 2, 4
Ver. BEM
5