NSVMMUN2212LT1G Datasheet, PDF (9/12 Pages) ON Semiconductor – NPN Transistors with Monolithic Bias Resistor Network

MUN2212, MMUN2212L, MUN5212, DTC124EE, DTC124EM3, NSBC124EF3
PACKAGE DIMENSIONS
D
e1
3
H_E
1
E
2
b
e
A
0.05 (0.002)
A1
SC−70 (SOT−323)
CASE 419−04
ISSUE N
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
MILLIMETERS
DIM MIN NOM MAX
A 0.80
0.90
1.00
A1 0.00
0.05
0.10
A2
0.70 REF
b
0.30
0.35
0.40
c
0.10
0.18
0.25
D 1.80
2.10
2.20
E 1.15
1.24
1.35
e
1.20
1.30
1.40
e1
0.65 BSC
L 0.20
0.38
0.56
H E 2.00
2.10
2.40
MIN
0.032
0.000
0.012
0.004
0.071
0.045
0.047
0.008
0.079
INCHES
NOM
0.035
0.002
0.028 REF
0.014
0.007
0.083
0.049
0.051
0.026 BSC
0.015
0.083
MAX
0.040
0.004
0.016
0.010
0.087
0.053
0.055
0.022
0.095
A2
c
STYLE 3:
PIN 1. BASE
2. EMITTER
3. COLLECTOR
L
SOLDERING FOOTPRINT*
0.65
0.025
0.65
0.025
1.9
0.075
0.9
0.035
0.7
0.028
ǒ Ǔ _{SCALE 10:1}
mm
inches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
9