CAT28LV65 Datasheet, PDF (6/15 Pages) Catalyst Semiconductor – 64K-Bit CMOS PARALLEL E2PROM

CAT28LV65
DEVICE OPERATION
Read
Data stored in the CAT28LV65 is transferred to the data
bus when WE is held high, and both OE and CE are held low.
The data bus is set to a high impedance state when either CE
or OE goes high. This 2−line control architecture can be used
to eliminate bus contention in a system environment.
Byte Write
A write cycle is executed when both CE and WE are low,
and OE is high. Write cycles can be initiated using either WE
or CE, with the address input being latched on the falling
edge of WE or CE, whichever occurs last. Data, conversely,
is latched on the rising edge of WE or CE, whichever occurs
first. Once initiated, a byte write cycle automatically erases
the addressed byte and the new data is written within 5 ms.
t_RC
ADDRESS
t_CE
CE
OE
WE
DATA OUT
t_OE
V_IH
t_OLZ
t_LZ
HIGH−Z
t_AA
t_OH
DATA VALID
t_OHZ
t_HZ
DATA VALID
Figure 4. Read Cycle
ADDRESS
CE
t_AS
t_AH
t_CS
t_WC
t_CH
OE
WE
RDY/BUSY
DATA OUT
t_OES
HIGH−Z
t_WP
t_RB
t_OEH
t_BLC
HIGH−Z
HIGH−Z
DATA IN
DATA VALID
t_DS
t_DH
Figure 5. Byte Write Cycle [WE Controlled]
http://onsemi.com
6