|
MTB50P03HDL_14 Datasheet, PDF (2/9 Pages) ON Semiconductor – P-Channel Power MOSFET | |||
|
◁ |
MTB50P03HDL, MVB50P03HDLT4G
ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted)
Characteristic
Symbol
Min
Typ
Max Unit
OFF CHARACTERISTICS
DrainâtoâSource Breakdown Voltage
(VGS = 0 Vdc, ID = 250 mAdc)
Temperature Coefficient (Positive)
(Cpk ⥠2.0) (Note 3)
V(BR)DSS
30
â
â
26
Vdc
â
â
mV/°C
Zero Gate Voltage Drain Current
(VDS = 30 Vdc, VGS = 0 Vdc)
(VDS = 30 Vdc, VGS = 0 Vdc, TJ = 125°C)
GateâBody Leakage Current
(VGS = ±15 Vdc, VDS = 0 Vdc)
IDSS
mAdc
â
â
1.0
â
â
10
IGSS
nAdc
â
â
100
ON CHARACTERISTICS (Note 1)
Gate Threshold Voltage
(VDS = VGS, ID = 250 mAdc)
Threshold Temperature Coefficient (Negative)
(Cpk ⥠3.0) (Note 3)
VGS(th)
Vdc
1.0
1.5
2.0
â
4.0
â
mV/°C
Static DrainâSource OnâResistance
(VGS = 5.0 Vdc, ID = 25 Adc)
DrainâSource OnâVoltage (VGS = 5.0 Vdc)
(ID = 50 Adc)
(ID = 25 Adc, TJ =125°C)
Forward Transconductance
(VDS = 5.0 Vdc, ID = 25 Adc)
(Cpk ⥠3.0) (Note 3)
RDS(on)
mW
â
20.9
25
VDS(on)
Vdc
â
0.83
1.5
â
â
1.3
gFS
mhos
15
20
â
DYNAMIC CHARACTERISTICS
Input Capacitance
Output Capacitance
Transfer Capacitance
(VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz)
SWITCHING CHARACTERISTICS (Note 2)
TurnâOn Delay Time
Rise Time
TurnâOff Delay Time
(VDD= 15 Vdc, ID = 50 Adc,
VGS = 5.0 Vdc, RG = 2.3 W)
Fall Time
Gate Charge (See Figure 8)
(VDS = 24 Vdc, ID = 50 Adc,
VGS = 5.0 Vdc)
Ciss
Coss
Crss
td(on)
tr
td(off)
tf
QT
Q1
Q2
Q3
â
3500 4900
pF
â
1550 2170
â
550
770
â
22
30
ns
â
340
466
â
90
117
â
218
300
â
74
100
nC
â
13.6
â
â
44.8
â
â
35
â
SOURCEâDRAIN DIODE CHARACTERISTICS
Forward OnâVoltage
(IS = 50 Adc, VGS = 0 Vdc)
VSD
(IS = 50 Adc, VGS = 0 Vdc, TJ = 125°C)
Vdc
â
2.39
3.0
â
1.84
â
Reverse Recovery Time
(See Figure 15)
Reverse Recovery Stored Charge
(IS = 50 Adc, VGS = 0 Vdc,
dIS/dt = 100 A/ms)
trr
ta
tb
QRR
â
106
â
ns
â
58
â
â
48
â
â
0.246
â
mC
INTERNAL PACKAGE INDUCTANCE
Internal Drain Inductance
(Measured from the drain lead 0.25â³ from package to center of die)
LD
â
3.5
â
nH
Internal Source Inductance
(Measured from the source lead 0.25â³ from package to source bond pad)
1. Pulse Test: Pulse Width ⤠300 ms, Duty Cycle ⤠2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.
Max limit â Typ
Cpk =
3 x SIGMA
LS
â
7.5
â
nH
http://onsemi.com
2
|
▷ |