CM2009 Datasheet, PDF (1/6 Pages) California Micro Devices Corp – VGA Port Companion Circuit

CM2009
VGA Port Companion
Circuit
Product Description
The CM2009 connects between a video graphics controller
embedded in a PC, graphics adapter card or set top box and the VGA
or DVI−I port connector. The CM2009 incorporates ESD protection
for all signals, level shifting for the DDC signals and buffering for the
SYNC signals. ESD protection for the video, DDC and SYNC lines is
implemented with low−capacitance current steering diodes.
All ESD diodes are designed to safely handle the high current spikes
specified by IEC−61000−4−2 Level 4 (±8 kV contact discharge if
C_BYP is present, ±4 kV if not). The ESD protection for the DDC signal
pins are designed to prevent “back current” when the device is
powered down while connected to a monitor that is powered up.
Separate positive supply rails are provided for the VIDEO, DDC
and SYNC channels to facilitate interfacing with low voltage video
controller ICs to provide design flexibility in multi−supply−voltage
environments.
Two non−inverting drivers provide buffering for the HSYNC and
VSYNC signals from the video controller IC (SYNC1, SYNC2).
These buffers accept TTL input levels and convert them to CMOS
output levels that swing between Ground and V_{CC_SYNC}, which is
typically 5 V. Additionally, each driver has a series termination resistor
(R_T) connected to the SYNC_OUT pin, eliminating the external
termination resistors typically required for the HSYNC and VSYNC
lines of the video cable. There are three versions with different values
of R_T to allow termination at typically 65 W (CM2009−00) or 15 W
(CM2009−02).
The 15 W (CM2009−02) version will typically require two external
resistors which can be chosen to exactly match the characteristic
impedance of the SYNC lines of the video cable.
Two N−channel MOSFETs provide the level shifting function
required when the DDC controller is operated at a lower supply
voltage than the monitor. The gate terminals for these MOSFETS
(V_{CC_DDC}) should be connected to the supply rail (typically 3.3 V)
that supplies power to the transceivers of the DDC controller.
http://onsemi.com
QSOP16
QR SUFFIX
CASE 492
MARKING DIAGRAM
CMD YYWW
CM2009
0xQR
CM2009 0xQR = Specific Device Code
YY
= Year
WW
= Work Week
ORDERING INFORMATION
Device
Package
Shipping^†
CM2009−00QR QSOP−16 2500/Tape & Reel
(Pb−Free)
CM2009−02QR QSOP−16 2500/Tape & Reel
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Features
• Includes ESD Protection, Level−Shifting, Buffering and
Sync Impedance Matching
• 7 Channels of ESD Protection for all VGA Port
Connector Pins Meeting IEC−61000−4−2 Level 4 ESD
Requirements (±8 kV Contact Discharge)
• Very Low Loading Capacitance from ESD Protection
Diodes on VIDEO Lines (4 pF Maximum)
Applications
• VGA and DVI−I Ports in:
♦ Desktop and Notebook PCs
♦ Graphics Cards
♦ Set Top Boxes
• 5 V Drivers for HSYNC and VSYNC Lines
• Integrated Impedance Matching Resistors on Sync Lines
• Bi−directional Level Shifting N−Channel FETs
Provided for DDC_CLK & DDC_DATA Channels
• Backdrive Protection on DDC Lines
• Compact 16−Lead QSOP Package
• These Devices are Pb−Free and are RoHS Compliant
© Semiconductor Components Industries, LLC, 2012
1
May, 2012 − Rev. 5
Publication Order Number:
CM2009/D