English
Language : 

ADC1115S125 Datasheet, PDF (6/35 Pages) NXP Semiconductors – Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs
NXP Semiconductors
ADC1115S125
11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs
Table 6. Static characteristics[1] …continued
Symbol
Parameter
Conditions
IDDA(3V)
IDDO
P
analog supply current 3 V
output supply current
power dissipation
fclk = 125 Msps;
fi =70 MHz
CMOS mode;
fclk = 125 Msps;
fi =70 MHz
LVDS DDR mode:
fclk = 125 Msps;
fi =70 MHz
analog supply only
Power-down mode
Standby mode
Clock inputs: pins CLKP and CLKM
LVPECL
Vi(clk)dif
LVDS
differential clock input voltage peak-to-peak
Vi(clk)dif
SINE wave
differential clock input voltage peak-to-peak
Vi(clk)dif
LVCMOS
differential clock input voltage peak-to-peak
VIL
LOW-level input voltage
VIH
HIGH-level input voltage
Logic inputs: pins PWD and OE
VIL
LOW-level input voltage
VIH
HIGH-level input voltage
IIL
LOW-level input current
IIH
HIGH-level input current
Serial peripheral interface: pins CS, SDIO/ODS, SCLK/DFS
VIL
LOW-level input voltage
VIH
HIGH-level input voltage
IIL
LOW-level input current
IIH
HIGH-level input current
CI
input capacitance
Digital outputs, CMOS mode: pins D10 to D0, OTR, DAV
Output levels, VDDO = 3 V
VOL
LOW-level output voltage
VOH
HIGH-level output voltage
IOL
LOW-level output current
IOL = <tbd>
IOH = <tbd>
3-state;
output level = 0 V
IOH
HIGH-level output current
3-state;
output level = VDDA(3V)
CO
output capacitance
high impedance;
OE = HIGH
Output levels, VDDO = 1.8 V
Min
Typ
-
205
-
11
-
39
-
840
-
2
-
40
-
±1.6
-
±0.70
±0.8
±3.0
-
-
0.7VDDA(3V) -
0
-
2
-
<tbd>
-
−10
-
0
-
0.7VDDA(3V) -
−10
-
−50
-
-
4
OGND
0.8VDDO
-
-
-
-
-
<tbd>
<tbd>
3
ADC1115S125_1
Preliminary data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 01 — 12 April 2010
Max
Unit
-
mA
-
mA
-
mA
-
mW
-
mW
-
mW
-
V
-
V
-
V
0.3VDDA(3V) V
-
V
0.8
V
VDDA(3V)
V
<tbd>
μA
+10
μA
0.3VDDA(3V) V
VDDA(3V)
V
+10
μA
+50
μA
-
pF
0.2VDDO
V
VDDO
V
-
μA
-
μA
-
pF
© NXP B.V. 2010. All rights reserved.
6 of 35