English
Language : 

DAC1627D1G25 Datasheet, PDF (42/69 Pages) NXP Semiconductors – Dual 16-bit DAC, LVDS interface, up to 1.25 Gsps, x2, x4 and x8 interpolating
NXP Semiconductors
DAC1627D1G25
Dual 16-bit DAC: up to 1.25 Gsps; x2, x4 and x8 interpolating
Table 28. Register FREQNCO_B1 (address 05h)
Default values are shown highlighted.
Bit
Symbol
Access
7 to 0 FREQ_NCO[15:8]
R/W
Value
-
Table 29. Register FREQNCO_B2 (address 06h)
Default values are shown highlighted.
Bit
Symbol
Access
7 to 0 FREQ_NCO[23:16]
R/W
Value
-
Table 30. Register FREQNCO_B3 (address 07h)
Default values are shown highlighted.
Bit
Symbol
Access
7 to 0 FREQ_NCO[31:24]
R/W
Value
-
Table 31. Register FREQNCO_B4 (address 08h)
Default values are shown highlighted.
Bit
Symbol
Access
7 to 0 FREQ_NCO[39:32]
R/W
Value
-
Table 32. Register PH_CORR_CTL0 (address 09h)
Default values are shown highlighted.
Bit
Symbol
Access
Value
7 to 0 PHASE_COR[7:0]]
R/W
-
Table 33. Register PH_CORR_CTL1 (address 0Ah)
Default values are shown highlighted.
Bit
Symbol
Access
Value
7
PH_COR_ENA
R/W
0
1
4 to 0 PHASE_COR[12:8]
R/W
00000
Table 34. Register DAC_A_DGAIN_LSB (address 0Bh)
Default values are shown highlighted.
Bit
Symbol
Access
Value
7 to 0 DAC_A_DGAIN[7:0]
R/W
-
Description
NCO frequency
intermediate 8 bits for the NCO frequency setting
Description
NCO frequency
intermediate 8 bits for the NCO frequency setting
Description
NCO frequency
intermediate 8 bits for the NCO frequency setting
Description
NCO frequency (MSB)
most significant 8 bits for the NCO frequency setting
Description
DAC output phase correction factor (LSB)
least significant 8 bits for the DAC output phase
correction factor
Description
DAC output phase correction control
DAC output phase correction disabled
DAC output phase correction enabled
DAC output phase correction factor MSB
most significant 5 bits for the DAC output phase
correction factor
Description
DAC A digital gain control
least significant 8 bits for the DAC A digital gain
DAC1627D1G25
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 29 April 2011
© NXP B.V. 2011. All rights reserved.
42 of 69