English
Language : 

MCIMX6DP5EYM1AA Datasheet, PDF (120/168 Pages) NXP Semiconductors – i.MX 6DualPlus/6QuadPlus Automotive Applications Processors
Electrical Characteristics
Table 76. MediaLB 6-Pin Interface Electrical DC Specifications (continued)
Parameter
Symbol
Test Conditions
Min
Max
Unit
Common-mode output voltage:
(VO+ - VO-) / 2
Difference in common-mode output between
(high/low) steady-states:
I VOCM, high - VOCM, low I
Variations on common-mode output during a
logic state transitions
Short circuit current
Differential output impedance
VOCM
ΔVOCM
VCMV
|IOS|
ZO
—
—
See Note2
See Note3
—
1.0
1.5
V
-50
50
mV
—
150
mVpp
—
43
mA
1.6
—
kΩ
Receiver Characteristics
Differential clock input:
• logic low steady-state
• logic high steady-state
• hysteresis
VILC
VIHC
VHSC
See Note4
-50
mV
50
mV
-25
25
mV
Differential signal/data input:
• logic low steady-state
• logic high steady-state
—
VILS
VIHS
—
-50
mV
50
—
mV
Signal-ended input voltage (steady-state):
—
• MLB_SIG_P, MLB_DATA_P
• MLB_SIG_N, MLB_DATA_N
VIN+
VIN-
0.5
2.0
V
0.5
2.0
V
1 The signal-ended output voltage of a driver is defined as VO+ on MLB_CLK_P, MLB_SIG_P, and MLB_DATA_P. The
signal-ended output voltage of a driver is defined as VO- on MLB_CLK_N, MLB_SIG_N, and MLB_DATA_N.
2 Variations in the common-mode voltage can occur between logic states (for example, during state transitions) as a result of
differences in the transition rate of VO+ and VO-.
3 Short circuit current is applicable when VO+ and VO- are shorted together and/or shorted to ground.
4 The logic state of the receiver is undefined when -50 mV < VID < 50 mV.
i.MX 6DualPlus/6QuadPlus Automotive Applications Processors, Rev. 1, 03/2016
120
Freescale Semiconductor Inc.