English
Language : 

MCIMX6DP5EYM1AA Datasheet, PDF (114/168 Pages) NXP Semiconductors – i.MX 6DualPlus/6QuadPlus Automotive Applications Processors
Electrical Characteristics
Table 73. Electrical and Timing Information (continued)
Symbol
tCDC
tCPH
tCPL
—
tSKEW[PN]
tSKEW[TX]
tr
tf
ΔVCMTX(HF)
ΔVCMTX(LF)
trlp,tflp
treo
δV/δtSR
CL
tSETUP[RX]
tHOLD[RX]
ΔVCMRX(HF)
ΔVCMRX(LF)
CCM
eSPIKE
TMIN
VINT
fINT
CPAD
CPIN
Parameters
Test Conditions
Min
Typ
DDR CLK duty cycle
DDR CLK high time
tCDC = tCPH / PDDRCLK
—
DDR CLK low time
—
DDR CLK / DATA Jitter
—
Intra-Pair (Pulse) skew
—
Data to Clock Skew
—
Differential output signal rise time
20% to 80%, RL = 50 Ω
Differential output signal fall time
20% to 80%, RL = 50 Ω
Common level variation above 450 MHz 80 Ω<= RL< = 125 Ω
Common level variation between 50
MHz and 450 MHz
80 Ω<= RL< = 125 Ω
—
—
—
—
—
0.350
150
150
—
—
50
1
1
75
0.075
—
—
—
—
—
LP Line Drivers AC Specifications
Single ended output rise/fall time
15% to 85%, CL<70 pF
—
—
—
30% to 85%, CL<70 pF
—
—
Signal slew rate
15% to 85%, CL<70 pF
—
—
Load capacitance
—
0
—
HS Line Receiver AC Specifications
Data to Clock Receiver Setup time
—
0.15
—
Clock to Data Receiver Hold time
—
0.15
—
Common mode interference beyond
—
—
—
450 MHz
Common mode interference between
—
50 MHz and 450 MHz
-50
—
Common mode termination
—
—
—
LP Line Receiver AC Specifications
Input pulse rejection
Minimum pulse response
Pk-to-Pk interference voltage
Interference frequency
—
—
—
—
50
—
—
—
—
—
450
—
Model Parameters used for Driver Load switching performance evaluation
Equivalent Single ended I/O PAD
capacitance.
—
—
—
Equivalent Single ended Package +
—
—
—
PCB capacitance.
Max Unit
—
%
—
UI
—
UI
— ps pk-pk
—
UI
0.650
UI
0.3UI
ps
0.3UI
ps
15
mVrms
25
mVp
25
ns
35
ns
120 mV/ns
70
pF
—
UI
—
UI
200 mVpp
50
mVpp
60
pF
300
Vps
—
ns
400
mV
—
MHz
1
pF
2
pF
i.MX 6DualPlus/6QuadPlus Automotive Applications Processors, Rev. 1, 03/2016
114
Freescale Semiconductor Inc.