LMH6550_14 Datasheet, PDF (3/25 Pages) National Semiconductor (TI) – LMH6550 Differential, High Speed Op Amp

LMH6550
www.ti.com
SNOSAK0H – DECEMBER 2004 – REVISED MARCH 2013
±5V Electrical Characteristics ⁽¹⁾
Single ended in differential out, T_A = 25°C, V_S = ±5V, V_CM = 0V, R_F = R_G = 365Ω, R_L = 500Ω; Unless specified. Boldface
limits apply at the temperature extremes.
Symbol
Parameter
Conditions
Min ⁽²⁾ Typ ⁽³⁾ Max ⁽²⁾
Units
AC Performance (Differential)
SSBW
LSBW
Small Signal −3 dB Bandwidth
Large Signal −3 dB Bandwidth
Large Signal −3 dB Bandwidth
0.1 dB Bandwidth
Slew Rate
V_OUT = 0.5 V_PP
V_OUT = 2 V_PP
V_OUT = 4 V_PP
V_OUT = 0.5 V_PP
4V Step ⁽⁴⁾
2000
400
380
320
90
3000
MHz
MHz
MHz
MHz
V/μs
Rise/Fall Time
2V Step
1
ns
Settling Time
2V Step, 0.1%
8
ns
V_CM Pin AC Performance (Common Mode Feedback Amplifier)
Common Mode Small Signal
Bandwidth
V_CM Bypass Capacitor Removed
210
MHz
Slew Rate
Distortion and Noise Response
HD2
2^nd Harmonic Distortion
HD3
3^rd Harmonic Distortion
e_n
Input Referred Voltage Noise
i_n
Input Referred Noise Current
Input Characteristics (Differential)
V_CM Bypass Capacitor Removed
V_O = 2 V_PP, f = 5 MHz, R_L = 800Ω
V_O = 2 V_PP, f = 20 MHz, R_L = 800Ω
V_O = 2 V_PP, f = 70 MHz, R_L = 800Ω
V_O = 2 V_PP, f = 5 MHz, R_L = 800Ω
V_O = 2 V_PP, f = 20 MHz, R_L = 800Ω
V_O = 2 V_PP, f = 70 MHz, R_L = 800Ω
f ≥ 1 MHz
f ≥ 1 MHz
200
−92
−78
−59
−103
−88
−50
6.0
1.5
V/µs
dBc
dBc
nV/√Hz
pA/√Hz
V_OSD
I_BI
Input Offset Voltage
Input Offset Voltage Average
Temperature Drift
Input Bias Current
Input Bias Current Average
Temperature Drift
Differential Mode, V_ID = 0, V_CM = 0
(5)
(6)
(5)
1
±4
mV
±6
1.6
µV/°C
0
-8
−16
µA
9.6
nA/°C
Input Bias Difference
Difference in Bias Currents Between the
0.3
µA
Two Inputs
CMRR
R_IN
C_IN
CMVR
Common Mode Rejection Ratio
Input Resistance
DC, V_CM = 0V, V_ID = 0V
Differential
Input Capacitance
Differential
Input Common Mode Voltage Range CMRR > 53 dB
72
82
dBc
5
MΩ
1
pF
+3.1
+3.2
−4.6
−4.7
V
V_CM Pin Input Characteristics (Common Mode Feedback Amplifier)
V_OSC
Input Offset Voltage
Common Mode, V_ID = 0
Input Offset Voltage Average
(5)
Temperature Drift
Input Bias Current
(6)
1
±5
mV
±8
25
µV/°C
−2
μA
(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very
limited self-heating of the device such that T_J = T_A. No guarantee of parametric performance is indicated in the electrical tables under
conditions of internal self-heating where T_J > T_A.
(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using
Statistical Quality Control (SQC) methods.
(3) Typical numbers are the most likely parametric norm.
(4) Slew Rate is the average of the rising and falling edges.
(5) Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.
(6) Negative input current implies current flowing out of the device.
Copyright © 2004–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMH6550