|
DS91C180_07 Datasheet, PDF (3/14 Pages) National Semiconductor (TI) – 100 MHz M-LVDS Line Driver/Receiver Pair | |||
|
◁ |
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage, VCC
Control Input Voltages
Driver Input Voltage
Driver Output Voltages
â0.3V to +4V
â0.3V to (VCC + 0.3V)
â0.3V to (VCC + 0.3V)
â1.8V to +4.1V
Receiver Input Voltages
â1.8V to +4.1V
Receiver Output Voltage
â0.3V to (VCC + 0.3V)
Maximum Package Power Dissipation at +25°C
SOIC Package
1.1 W
Derate SOIC Package
8.8 mW/°C above +25°C
Thermal Resistance
âθJA
113.7 °C/W
âθJC
Maximum Junction Temperature
36.9 °C/W
150°C
Storage Temperature Range
â65°C to +150°C
Lead Temperature
(Soldering, 4 seconds)
260°C
ESD Ratings:
(HBM 1.5kâ¦, 100pF)
(EIAJ 0â¦, 200pF)
(CDM 0â¦, 0pF)
⥠5 kV
⥠250 V
⥠1000 V
Recommended Operating
Conditions
Min Typ Max Units
Supply Voltage, VCC
Voltage at Any Bus Terminal
3.0 3.3 3.6 V
â1.4
+3.8 V
â(Separate or Common-Mode)
Differential Input Voltage VID
High Level Input Voltage VIH
2.0
Low Level Input Voltage VIL
0
Operating Free Air
2.4 V
VCC V
0.8 V
Temperature TA
â40 +25 +85 °C
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8)
Symbol
Parameter
Conditions
Min Typ
M-LVDS Driver
|VYZ|
ÎVYZ
Differential output voltage magnitude
Change in differential output voltage magnitude
between logic states
RL = 50â¦, CL = 5pF
Figure 2 and Figure 4
480
â50 0
VOS(SS)
|ÎVOS(SS)|
Steady-state common-mode output voltage
Change in steady-state common-mode output
voltage between logic states
RL = 50â¦, CL = 5pF
Figure 2 and Figure 3
0.3 1.8
0
VOS(PP)
VY(OC)
VZ(OC)
VP(H)
VP(L)
Peak-to-peak common-mode output voltage
Maximum steady-state open-circuit output voltage
Maximum steady-state open-circuit output voltage
Voltage overshoot, low-to-high level output
Voltage overshoot, high-to-low level output
IIH
High-level input current (LVTTL inputs)
IIL
Low-level input current (LVTTL inputs)
VIKL
Input Clamp Voltage (LVTTL inputs)
IOS
Differential short-circuit output current
M-LVDS Receiver
(VOS(pp) @ 500KHz clock)
Figure 5
RL = 50â¦, CL = 5pF,
CD = 0.5pF
Figure 7 and Figure 8 (Note 9)
VIH = 2.0V
VIL = 0.8V
IIN = -18 mA
Figure 6
143
0
0
â0.2VS
S
-15
-15
-1.5
-43
VIT+
Positive-going differential input voltage threshold See Function Tables
Type 1
20
Type 2
94
VITâ
Negative-going differential input voltage threshold See Function Tables
Type 1 â50 20
Type 2 50 94
VOH
High-level output voltage
IOH = â8mA
VOL
Low-level output voltage
IOL = 8mA
IOZ
TRI-STATE output current
VO = 0V or 3.6V
IOSR
Short circuit Rrceiver output current (LVTTL Output) VO = 0V
2.4 2.7
0.28
â10
-90 -48
Max Units
650 mV
+50 mV
2.1
V
+50 mV
mV
2.4
V
2.4
V
1.2VSS V
V
15
μA
15
μA
V
43 mA
50 mV
150 mV
mV
mV
V
0.4
V
10
μA
mA
3
www.national.com
|
▷ |