DS91C180_07 Datasheet, PDF (2/14 Pages) National Semiconductor (TI) – 100 MHz M-LVDS Line Driver/Receiver Pair

Connection Diagram
Logic Diagram
Top View
20041926
Order Number DS91D180TMA, DS91C180TMA
See NS Package Number M14A
Ordering Information
Order Number
DS91D180TMA
DS91C180TMA
Receiver Input
type 1
type 2
Function
Data (0V threshold receiver)
Control (offset fail-safe receiver)
M-LVDS Receiver Types
The EIA/TIA-899 M-LVDS standard specifies two different
types of receiver input stages. A type 1 receiver has a con-
ventional threshold that is centered at the midpoint of the input
amplitude, V_ID/2. A type 2 receiver has a built in offset that is
100mV greater then V_ID/2. The type 2 receiver offset acts as
a failsafe circuit where open or short circuits at the input will
always result in the output stage being driven to a low logic
state.
20041925
Package Type
SOIC/M14A
SOIC/M14A
20041940
FIGURE 1. M-LVDS Receiver Input Thresholds
www.national.com
2