UPD784044 Datasheet, PDF (41/90 Pages) NEC – 16-BIT SINGLE-CHIP MICROCONTROLLER

µPD784044(A), 784046(A)
Table 8-2. Interrupt Sources
Type
Software
Non-
maskable
Maskable
Default
Priority
–
–
0 (highest)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24 (lowest)
Source
Internal/
Name
Trigger
External
BRK instruction Execution of instruction
–
BRKCS instruction
Operand error
If result of exclusive OR of operands byte and byte
is not FFH when MOV STBC, #byte, MOV WDM,
#byte, or LOCATION instruction is executed
NMI
Detection of pin input edge
External
INTWDT
Overflow of watchdog timer
Internal
INTOV0
Overflow of timer 0
INTOV1
Overflow of timer 1
INTOV4
Overflow of timer 4
INTP0
Detection of pin input edge (CC00 capture trigger) External
INTCC00
Generation of TM0-CC00 coincidence signal
Internal
INTP1
Detection of pin input edge (CC01 capture trigger) External
INTCC01
Generation of TM0-CC01 coincidence signal
Internal
INTP2
Detection of pin input edge (CC02 capture trigger) External
INTCC02
Generation of TM0-CC02 coincidence signal
Internal
INTP3
Detection of pin input edge (CC03 capture trigger) External
INTCC03
Generation of TM0-CC03 coincidence signal
Internal
INTP4
Detection of pin input edge
(A/D converter conversion start trigger)
External
INTP5
Detection of pin input edge (TM2 event counter input)
INTP6
Detection of pin input edge (TM3 event counter input)
INTCM10
Generation of TM1-CM10 coincidence signal
Internal
INTCM11
Generation of TM1-CM11 coincidence signal
INTCM20
Generation of TM2-CM20 coincidence signal
INTCM21
Generation of TM2-CM21 coincidence signal
INTCM30
Generation of TM3-CM30 coincidence signal
INTCM31
Generation of TM3-CM31 coincidence signal
INTCM40
Generation of TM4-CM40 coincidence signal
INTCM41
Generation of TM4-CM41 coincidence signal
INTSER
Occurrence of UART0 reception error
INTSR
End of UART0 reception
INTCSI1
End of 3-wire serial I/O1 transfer
INTST
End of UART0 transfer
INTSER2
Occurrence of UART2 reception error
INTSR2
End of UART2 reception
INTCSI2
End of 3-wire serial I/O2 transfer
INTST2
End of UART2 transfer
INTAD
End of A/D converter conversion (transfer to ADCR)
Macro
Service
–
41