MMDF2C03HD Datasheet, PDF (1/12 Pages) Motorola, Inc – COMPLEMENTARY DUAL TMOS POWER FET 2.0 AMPERES 30 VOLTS

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MMDF2C03HD/D
™ Designer's Data Sheet
Medium Power Surface Mount Products
Complementary TMOS
Field Effect Transistors
MiniMOS™ devices are an advanced series of power MOSFETs
which utilize Motorola’s High Cell Density HDTMOS process.
These miniature surface mount MOSFETs feature ultra low RDS(on)
and true logic level performance. They are capable of withstanding
high energy in the avalanche and commutation modes and the
drain-to-source diode has a very low reverse recovery time.
™
MiniMOS devices are designed for use in low voltage, high speed
switching applications where power efficiency is important. Typical
applications are dc-dc converters, and power management in
portable and battery powered products such as computers,
D
printers, cellular and cordless phones. They can also be used for N–Channel
low voltage motor controls in mass storage products such as disk
drives and tape drives. The avalanche energy is specified to
eliminate the guesswork in designs where inductive loads are
switched and offer additional safety margin against unexpected ^G
voltage transients.
• Ultra Low RDS(on) Provides Higher Efficiency and Extends
S
Battery Life
• Logic Level Gate Drive — Can Be Driven by Logic ICs
D
• Miniature SO-8 Surface Mount Package — Saves Board Space ^{P–Channel}
• Diode Is Characterized for Use In Bridge Circuits
• Diode Exhibits High Speed, With Soft Recovery
• IDSS Specified at Elevated Temperature
• Avalanche Energy Specified
G
• Mounting Information for SO-8 Package Provided
MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)(1)
S
Rating
MMDF2C03HD
Motorola Preferred Device
COMPLEMENTARY
DUAL TMOS POWER FET
2.0 AMPERES
30 VOLTS
RDS(on) = 0.070 OHM
(N-CHANNEL)
RDS(on) = 0.200 OHM
(P-CHANNEL)
CASE 751–05, Style 14
SO–8
N–Source
N–Gate
P–Source
P–Gate
Symbol
18
27
36
45
Top View
Value
N–Drain
N–Drain
P–Drain
P–Drain
Unit
Drain–to–Source Voltage
Gate–to–Source Voltage
Drain Current — Continuous N–Channel
P–Channel
Drain Current — Pulsed
N–Channel
P–Channel
VDSS
VGS
ID
IDM
30
Vdc
± 20
Vdc
4.1
A
3.0
21
15
Operating and Storage Temperature Range
Total Power Dissipation @ TA= 25°C ⁽²⁾
Thermal Resistance — Junction to Ambient ⁽²⁾
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C
(VDD = 30 V, VGS = 5.0 V, Peak IL = 9.0 Apk, L = 8.0 mH, RG = 25 Ω)
(VDD = 30 V, VGS = 5.0 V, Peak IL = 6.0 Apk, L = 18 mH, RG = 25 Ω)
N–Channel
P–Channel
Maximum Lead Temperature for Soldering, 0.0625″ from case. Time in Solder Bath is 10 seconds.
DEVICE MARKING
TJ, Tstg
PD
R_θJA
EAS
TL
– 55 to 150
2.0
62.5
324
324
260
°C
Watts
°C/W
mJ
°C
D2C03
(1) Negative signs for P–Channel device omitted for clarity.
(2) Mounted on 2” square FR4 board (1” sq. 2 oz. Cu 0.06” thick single sided) with one die operating, 10 sec. max.
ORDERING INFORMATION
Device
Reel Size
Tape Width
Quantity
MMDF2C03HDR2
13″
12 mm embossed tape
2500 units
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
HDTMOS and MiniMOS are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company.
Preferred devices are Motorola recommended choices for future use and best overall value.
REV 5
©^MM^oot^to^oro^rola^l,^aIn^Tc.^M19^O9^S6 ^{Power MOSFET Transistor Device Data}
1