|
M32C Datasheet, PDF (387/441 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER | |||
|
◁ |
Udnedveerlopment Rev.B2 for proof reading
CPU Rewrite Mode (Flash Memory Version)
Mitsubishi Microcomputers
M32C/83 group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Program in ROM
Start
Single-chip mode, memory expansion
mode, or boot mode
Set processor mode register (Note 1)
Transfer CPU rewrite mode control
program to internal RAM
Jump to transferred control program in RAM
(Subsequent operations are executed by control
program in this RAM)
*1
Program in RAM
*1
(Boot mode only)
Set user ROM area select bit to â1â
Set CPU rewrite mode select bit to â1â (by
writing â0â and then â1â in succession)(Note 2)
Using software command execute erase,
program, or other operation
(Set lock bit disable bit as required)
Execute read array command or reset flash
memory by setting flash memory reset bit (by
writing â1â and then â0â in succession) (Note 3)
Write â0â to CPU rewrite mode select bit
(Boot mode only)
Write â0â to user ROM area select bit (Note 4)
End
Note 1: During CPU rewrite mode, set the main clock frequency as shown below using the main clock division
register (address 000C16):
6.25 MHz or less when wait bit (bit 2 at address 000516) = â0â (without internal access wait state)
12.5 MHz or less when wait bit (bit 2 at address 000516) = â1â (with internal access wait state)
Note 2: For CPU rewrite mode select bit to be set to â1â, the user needs to write a â0â and then a â1â to it in
succession. When it is not this procedure, it is not enacted in â1â. This is necessary to ensure that no
interrupt or DMA transfer will be executed during the interval. Use the program except in the internal
flash memory for write to this bit. Also write to this bit when NMI pin is "H" level.
Note 3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to
execute a read array command or reset the flash memory.
Note 4: â1â can be set. However, when this bit is â1â, user ROM area is accessed.
Figure 1.34.2. CPU rewrite mode set/reset flowchart
387
|
▷ |