PC28F256P30BFA Datasheet, PDF (71/98 Pages) Micron Technology – Micron Parallel NOR Flash Embedded Memory (P30-65nm)

Figure 20: Block Erase Procedure
256Mb and 512Mb (256Mb/256Mb), P30-65nm
Flowcharts
Start
Command Cycle
- Issue ERASE command
- Address = block to be erased
- Data = 0x20
Confirm Cycle
- Issue CONFIRM command
- Address = block to be erased
- Data = erase confirm (0xD0)
Check Ready Status
- READ STATUS REGISTER
command not required
- Perform READ operation
- Read ready status on SR7
SR7 = 1?
No
Yes
Read Status Register
- Toggle CE# or OE#
to update status register
- See Status Register Flowchart
No
Suspend?
Yes
Erase Suspend
See Suspend/
Resume Flowchart
End
No
Errors?
Yes
Error Handler
user-defined
routine
PDF: 09005aef84566799
p30_65nm_MLC_256Mb-512mb.pdf - Rev. C 12/13 EN
71
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2013 Micron Technology, Inc. All rights reserved.