|
MT48LC32M16A2P-75ITC Datasheet, PDF (1/77 Pages) Micron Technology – SDR SDRAM MT48LC128M4A2 – 32 Meg x 4 x 4 banks MT48LC64M8A2 – 16 Meg x 8 x 4 banks MT48LC32M16A2 – 8 Meg x 16 x 4 banks | |||
|
SDR SDRAM
MT48LC128M4A2 â 32 Meg x 4 x 4 banks
MT48LC64M8A2 â 16 Meg x 8 x 4 banks
MT48LC32M16A2 â 8 Meg x 16 x 4 banks
512Mb: x4, x8, x16 SDRAM
Features
Features
⢠PC100- and PC133-compliant
⢠Fully synchronous; all signals registered on positive
edge of system clock
⢠Internal, pipelined operation; column address can
be changed every clock cycle
⢠Internal banks for hiding row access/precharge
⢠Programmable burst lengths: 1, 2, 4, 8, or full page
⢠Auto precharge, includes concurrent auto precharge
and auto refresh modes
⢠Self refresh mode
⢠Auto refresh
â 64ms, 8192-cycle refresh (commercial and
industrial)
⢠LVTTL-compatible inputs and outputs
⢠Single 3.3V ±0.3V power supply
Options
⢠Configurations
â 128 Meg x 4 (32 Meg x 4 x 4 banks)
â 64 Meg x 8 (16 Meg x 8 x 4 banks)
â 32 Meg x 16 (8 Meg x 16 x 4 banks)
⢠Write recovery (tWR)
â tWR = 2 CLK1
⢠Plastic package â OCPL2
â 54-pin TSOP II (400 mil) (standard)
â 54-pin TSOP II (400 mil) Pb-free
⢠Timing â cycle time
â 7.5ns @ CL = 3 (PC133)
â 7.5ns @ CL = 2 (PC133)
⢠Self refresh
â Standard
â Low power
⢠Operating temperature range
â Commercial (0ËC to +70ËC)
â Industrial (â40ËC to +85ËC)
⢠Revision
Marking
128M4
64M8
32M16
A2
TG
P
-75
-7E3
None
L4
None
IT
:C
Notes:
1. See technical note TN-48-05 on
Micron's Web site.
2. Off-center parting line.
3. Available on x4 and x8 only.
4. Contact Micron for availability.
Table 1: Key Timing Parameters
CL = CAS (READ) latency
Speed Grade
-7E
-75
-7E
-75
Clock
Frequency
143 MHz
133 MHz
133 MHz
100 MHz
Access Time
CL = 2
CL = 3
â
5.4ns
â
5.4ns
5.4ns
â
6ns
â
Setup Time
1.5ns
1.5ns
1.5ns
1.5ns
Hold Time
0.8ns
0.8ns
0.8ns
0.8ns
PDF: 09005aef809bf8f3
512Mb_sdr.pdf - Rev. Q 12/12 EN
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2000 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
|
▷ |