DSPIC33FJ64GP202-ESP Datasheet, PDF (92/436 Pages) Microchip Technology – 16-bit Digital Signal Controllers (up to 128 KB Flash and 16K SRAM) with Advanced Analog

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
7.5
CPU Registers
REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾
R-0
OA
bit 15
R-0
R/C-0
R/C-0
R-0
OB
SA
SB
OAB
R/C-0
SAB
R -0
R/W-0
DA
DC
bit 8
R/W-0
R/W-0
R/W-0
R-0
R/W-0
R/W-0
R/W-0
R/W-0
IPL<2:0>^(2,3)
RA
N
OV
Z
C
bit 7
bit 0
Legend:
C = Clear only bit
S = Set only bit
‘1’ = Bit is set
R = Readable bit
W = Writable bit
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
-n = Value at POR
x = Bit is unknown
bit 7-5
IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾
111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled
110 = CPU Interrupt Priority Level is 6 (14)
101 = CPU Interrupt Priority Level is 5 (13)
100 = CPU Interrupt Priority Level is 4 (12)
011 = CPU Interrupt Priority Level is 3 (11)
010 = CPU Interrupt Priority Level is 2 (10)
001 = CPU Interrupt Priority Level is 1 (9)
000 = CPU Interrupt Priority Level is 0 (8)
Note 1:
2:
3:
For complete register details, see Register 3-1.
The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority
Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when
IPL<3> = 1.
The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾
U-0
—
bit 15
U-0
U-0
R/W-0
R/W-0
R-0
—
—
US
EDT
R-0
DL<2:0>
R-0
bit 8
R/W-0
SATA
bit 7
R/W-0
SATB
R/W-1
SATDW
R/W-0
ACCSAT
R/C-0
IPL3⁽²⁾
R/W-0
PSV
R/W-0
RND
R/W-0
IF
bit 0
Legend:
R = Readable bit
0’ = Bit is cleared
C = Clear only bit
W = Writable bit
‘x = Bit is unknown
-n = Value at POR
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
bit 3
IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾
1 = CPU interrupt priority level is greater than 7
0 = CPU interrupt priority level is 7 or less
Note 1: For complete register details, see Register 3-2.
2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.
DS70292G-page 92
© 2007-2012 Microchip Technology Inc.