English
Language : 

DSPIC33FJ64GP202-ESP Datasheet, PDF (3/436 Pages) Microchip Technology – 16-bit Digital Signal Controllers (up to 128 KB Flash and 16K SRAM) with Advanced Analog
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
Pin Diagrams
28-Pin SPDIP, SOIC
MCLR 1
AN0/VREF+/CN2/RA0 2
AN1/VREF-/CN3/RA1 3
PGED1/AN2/C2IN-/RP0(1)/CN4/RB0 4
PGEC1/ AN3/C2IN+/RP1(1)/CN5/RB1 5
AN4/C1IN-/RP2(1)/CN6/RB2 6
AN5/C1IN+/RP3(1)/CN7/RB3 7
VSS 8
OSC1/CLKI/CN30/RA2 9
OSC2/CLKO/CN29/PMA0/RA3 10
SOSCI/RP4(1)/CN1/PMBE/RB4 11
SOSCO/T1CK/CN0/PMA1/RA4 12
VDD 13
PGED3/ASDA1/RP5(1)/CN27/PMD7/RB5 14
= Pins are up to 5V tolerant
28 AVDD
27 AVSS
26 AN9/DAC1LN/RP15(1)/CN11/PMCS1/RB15
25 AN10/DAC1LP/RTCC/RP14(1)/CN12/PMWR/RB14
24 AN11/DAC1RN/RP13(1)/CN13/PMRD/RB13
23 AN12/DAC1RP/RP12(1)/CN14/PMD0/RB12
22 PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
21 PGED2/TDI/RP10(1)/CN16/PMD2/RB10
20
VCAP
19 VSS
18 TDO/SDA1/RP9(1)/CN21/PMD3/RB9
17 TCK/SCL1/RP8(1)/CN22/PMD4/RB8
16 INT0/RP7(1)/CN23/PMD5/RB7
15 PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
28-Pin SPDIP, SOIC
MCLR 1
AN0/VREF+/CN2/RA0 2
AN1/VREF-/CN3/RA1 3
PGED1/AN2/C2IN-/RP0(1)/CN4/RB0 4
PGEC1/ AN3/C2IN+/RP1(1)/CN5/RB1 5
AN4/C1IN-/RP2(1)/CN6/RB2 6
AN5/C1IN+/RP3(1)/CN7/RB3 7
VSS 8
OSC1/CLKI/CN30/RA2 9
OSC2/CLKO/CN29/PMA0/RA3 10
SOSCI/RP4(1)/CN1/PMBE/RB4 11
SOSCO/T1CK/CN0/PMA1/RA4 12
VDD 13
PGED3/ASDA1/RP5(1)/CN27/PMD7/RB5 14
= Pins are up to 5V tolerant
28 AVDD
27 AVSS
26 AN9/RP15(1)/CN11/PMCS1/RB15
25 AN10/RTCC/RP14(1)/CN12/PMWR/RB14
24 AN11/RP13(1)/CN13/PMRD/RB13
23 AN12/RP12(1)/CN14/PMD0/RB12
22 PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
21 PGED2/TDI/RP10(1)/CN16/PMD2/RB10
20
VCAP
19 VSS
18 TDO/SDA1/RP9(1)/CN21/PMD3/RB9
17 TCK/SCL1/RP8(1)/CN22/PMD4/RB8
16 INT0/RP7(1)/CN23/PMD5/RB7
15 PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
Note 1: The RPx pins can be used by any remappable peripheral. See Table 1 in this section for the list of available peripherals.
© 2007-2012 Microchip Technology Inc.
DS70292G-page 3