DSPIC33FJ16GS504T-E Datasheet, PDF (333/346 Pages) Microchip Technology – High-Performance, 16-bit Digital Signal Controllers

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)
Section Name
Update Description
Section 16.0 “Inter-Integrated
Circuit (I²C™)”
Removed the following sections, which are now available in the related
section of the dsPIC33F Family Reference Manual:
• 16.3 “I²C Interrupts”
• 16.4 “Baud Rate Generator” (retained Figure 16-1: I²C Block Diagram)
• 16.5 “I²C Module Addresses
• 16.6 “Slave Address Masking”
• 16.7 “IPMI Support”
• 16.8 “General Call Address Support”
• 16.9 “Automatic Clock Stretch”
• 16.10 “Software Controlled Clock Stretching (STREN = 1)”
• 16.11 “Slope Control”
• 16.12 “Clock Arbitration”
• 16.13 “Multi-Master Communication, Bus Collision, and Bus Arbitration
Section 17.0 “Universal
Removed the following sections, which are now available in the related
Asynchronous Receiver Transmitter section of the dsPIC33F Family Reference Manual:
(UART)”
• 17.1 “UART Baud Rate Generator”
• 17.2 “Transmitting in 8-bit Data Mode
• 17.3 “Transmitting in 9-bit Data Mode
• 17.4 “Break and Sync Transmit Sequence”
• 17.5 “Receiving in 8-bit or 9-bit Data Mode”
• 17.6 “Flow Control Using UxCTS and UxRTS Pins”
• 17.7 “Infrared Support”
Section 18.0 “High-Speed 10-bit
Analog-to-Digital Converter (ADC)”
Removed IrDA references and Note 1, and updated the bit and bit value
descriptions for UTXINV (UxSTA<14>) in the UARTx Status and Control
Register (see Register 17-2).
Updated bit value information for A/D Control Register (see Register 18-1).
Updated TRGSRC6 bit value for Timer1 period match in the A/D Convert
Pair Control Register 3 (see Register 18-8).
© 2009 Microchip Technology Inc.
Preliminary
DS70318D-page 331